



# 3.3-V/5-V HIGH-SPEED DIGITAL ISOLATORS

### **FEATURES**

- Controlled Baseline
  - One Assembly Site
  - One Test Site
  - One Fabrication Site
- Extended Temperature Performance of –55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- 4000-V<sub>(peak)</sub> Isolation
  - UL 1577, IEC 60747-5-2 (VDE 0884, Rev. 2)
     IEC 61010-1
  - 50-kV/µs Transient Immunity Typical
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- Signaling Rate 0 Mbps to 150 Mbps
  - Low Propagation Delay
  - Low Pulse Skew (Pulse-Width Distortion)
- Low-Power Sleep Mode
- · High Electromagnetic Immunity
- Low Input Current Requirement
- Failsafe Output
- Drop-In Replacement for Most Opto and Magnetic Isolators

## **APPLICATIONS**

- Industrial Fieldbus
  - Modbus
  - Profibus
  - DeviceNet™ Data Buses
  - Smart Distributed Systems (SDS™)
- Computer Peripheral Interface
- Servo Control Interface
- Data Acquisition

### **DESCRIPTION/ORDER INFORMATION**

The ISO721, ISO721M, ISO722, and ISO722M are digital isolators with a logic input and output buffer separated by a silicon oxide (SiO<sub>2</sub>) insulation barrier. This barrier provides galvanic isolation of up to 4000 V. Used in conjunction with isolated power supplies, these devices prevent noise currents on a data bus or other circuits from entering the local ground, and interfering with or damaging sensitive circuitry.

A binary input signal is conditioned, translated to a balanced signal, then differentiated by the capacitive isolation barrier. Across the isolation barrier, a differential comparator receives the logic transition information, then sets or resets a flip-flop and the output circuit accordingly. A periodic update pulse is sent across the barrier to ensure the proper dc level of the output. If this dc-refresh pulse is not received for more than 4  $\mu$ s, the input is assumed to be unpowered or not being actively driven, and the failsafe circuit drives the output to a logic high state.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SDS is a trademark of Honeywell.


DeviceNet is a trademark of Open Devicenet Vendors Association, Inc.

SLLS882-JUNE 2008



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **FUNCTION DIAGRAM**



The symmetry of the dielectric and capacitor within the integrated circuitry provides for close capacitive matching, and allows fast transient voltage changes between the input and output grounds without corrupting the output. The small capacitance and resulting time constant provide for fast operation with signaling rates (2) from 0 Mbps (dc) to 100 Mbps for the ISO721/ISO722, and 0 Mbps to 150 Mbps with the ISO721M/ISO722M.

These devices require two supply voltages of 3.3 V, 5 V, or any combination. All inputs are 5-V tolerant when supplied from a 3.3-V supply and all outputs are 4-mA CMOS.

The ISO721 has TTL input thresholds and a noise-filter at the input that prevents transient pulses of up to 2 ns in duration from being passed to the output of the device.

The ISO721M has CMOS V<sub>CC</sub>/2 input thresholds, but do not have the noise filter and the additional propagation delay. These features of the ISO721M also provide for reduced jitter operation.


The ISO721M is characterized for operation over the ambient temperature range of -55°C to 125°C.

(2) The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

**NSTRUMENTS** 

www.ti.com





# **AVAILABLE OPTIONS**(1)

PRODUCT <sup>(2)</sup>	OUTPUT ENABLED	INPUT THRESHOLDS	NOISE FILTER	PACKAGE	TOP-SIDE MARKING	ORDERING NUMBER	GREEN
ISO721 (3)	NO	TTL	YES	SOIC-8	-	-	
ISO721M	NO	CMOS	NO	SOIC-8	721MEP	ISO721MMDREP (reel)	Pb Free
ISO722 <sup>(3)</sup>	YES	TTL	YES	SOIC-8	-	-	Sb/Br Free
ISO722M <sup>(3)</sup>	YES	CMOS	NO	SOIC-8	-	-	

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

(3) Product Preview

### **REGULATORY INFORMATION**

VDE	CSA	UL
Certified according to IEC 60747-5-2	Approved under CSA Component Acceptance Notice: CA-5A	Recognized under 1577 Component Recognition Program <sup>(1)</sup>
File Number: 40014131	File Number: 1698195	File Number: E181974

(1) Production tested  $\geq$  3000 V<sub>RMS</sub> for 1 second in accordance with UL 1577.

SLLS882-JUNE 2008 www.ti.com

# ABSOLUTE MAXIMUM RATINGS(1)

					UNIT		
$V_{CC}$	Supply voltage (2), V	CC1, VCC2			–0.5 V to 6 V		
VI	Voltage at IN, OUT,	Itage at IN, OUT, or EN terminal					
Io	Output Current	±15 mA					
TCD.	Electrostatic	Human-Body Model	JEDEC Standard 22, Test Method A114-C.01	A II	±2 kV		
ESD	discharge	Charged-Device Model	JEDEC Standard 22, Test Method C101	All pins	±1 kV		
TJ	Maximum junction to	emperature			170°C		

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

			MIN	TYP MAX	UNIT
V	Supply valtage V V		4.5	5.5	V
V <sub>CC</sub>	Supply voltage, V <sub>CC1</sub> , V <sub>CC2</sub>		3	3.6	V
I <sub>OH</sub>	High-level output current			4	mA
I <sub>OL</sub>	Low-level output current		-4		
	lanut aulan width	ISO72x	10		20
t <sub>ui</sub>	Input pulse width	ISO72xM	6.67		ns
V <sub>IH</sub>	High-level input voltage (IN, EN)	10070.	2	V <sub>CC</sub>	V
$V_{IL}$	Low-level input voltage (IN, EN)	ISO72xM ISO72x	0	0.8	V
$V_{IH}$	High-level input voltage (IN, EN)	IOC70vM	0.7 V <sub>CC</sub>	V <sub>CC</sub>	V
V <sub>IL</sub>	Low-level input voltage (IN, EN)	IOS72xM	0	0.3 V <sub>CC</sub>	V
TJ	Junction temperature	See the Thermal Characteristics table		150	°C
Н	External magnetic field intensity per licertification		1000	A/m	

# IEC 60747-5-2 INSULATION CHARACTERISTICS(1)

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	SPECIFICATIONS	UNIT
V <sub>IORM</sub>	Maximum working insulation voltage		560	V
		After Input/Output Safety Test Subgroup 2/3 $V_{PR} = V_{IORM} \times 1.2$ , $t = 10 \text{ s}$ , Partial discharge < 5 pC	672	V
$V_{PR}$	Input to output test voltage	Method a, V <sub>PR</sub> = V <sub>IORM</sub> × 1.6, Type and sample test with t = 10 s, Partial discharge < 5 pC	896	V
		Method b1, V <sub>PR</sub> = V <sub>IORM</sub> × 1.875, 100 % Production test with t = 1 s, Partial discharge < 5 pC	1050	V
$V_{IOTM}$	Transient overvoltage	t = 60 s	4000	V
R <sub>S</sub>	Insulation resistance	$V_{IO}$ = 500 V at $T_{S}$	>10 <sup>9</sup>	Ω
	Pollution degree		2	

(1) Climatic Classification 40/125/21

<sup>(2)</sup> All voltage values except differential I/O bus voltages are with respect to network ground terminal and are peak voltage values. Vrms values are not listed in this publication.



# ELECTRICAL CHARACTERISTICS: $V_{\text{CC1}}$ and $V_{\text{CC2}}$ 5 V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMET	rer	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
1	V august august	Quiescent	V V er 0 V Ne leed		0.5	1	A	
I <sub>CC1</sub>	V <sub>CC1</sub> supply current	25 Mbps	$V_I = V_{CC}$ or 0 V, No load		2	4	mA	
-1	V august august	Quiescent	V <sub>I</sub> = V <sub>CC</sub> or 0 V, No load		8	12	A	
I <sub>CC2</sub>	V <sub>CC2</sub> supply current	25 Mbps	V <sub>I</sub> = V <sub>CC</sub> or 0 V, No load		10	14	mA	
V	Lligh lovel cutout voltage		I <sub>OH</sub> = -4 mA, See Figure 1	V <sub>CC</sub> - 0.8	4.6		V	
V <sub>OH</sub>	High-level output voltage		I <sub>OH</sub> = -20 μA, See Figure 1	V <sub>CC</sub> - 0.1	5		V	
V	I am land a day to the ma		I <sub>OL</sub> = 4 mA, See Figure 1		0.2	0.4	V	
V <sub>OL</sub>	Low-level output voltage		I <sub>OL</sub> = 20 μA, See Figure 1		0	0.1	V	
V <sub>I(HYS)</sub>	Input voltage hysteresis				150		mV	
I <sub>IH</sub>	High-level input current		IN at 2 V			10	^	
I <sub>IL</sub>	Low-level input current		IN at 0.8 V	-10			μΑ	
l <sub>OZ</sub>	High-impedance output current	ISO722, ISO722M	EN, IN at V <sub>CC</sub>		1		μΑ	
C <sub>I</sub>	Input capacitance to grou	nd	IN at $V_{CC}$ , $V_{I} = 0.4 \sin (4E6\pi t)$		1		pF	
CMTI	Common-mode transient	immunity	V <sub>I</sub> = V <sub>CC</sub> or 0 V, See Figure 5	25	50		kV/μs	

# SWITCHING CHARACTERISTICS: V<sub>CC1</sub> and V<sub>CC2</sub> 5 V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay, low-to-high-level or	utput				17		
t <sub>PHL</sub>	Propagation delay , high-to-low-level of	utput	ISO72x			17		ns
t <sub>sk(p)</sub>	Pulse skew  t <sub>PHL</sub> - t <sub>PLH</sub>			EN at 0 V,		0.5		
$t_{PLH}$	Propagation delay, low-to-high-level or	utput		See Figure 1	2	10	16	
$t_{PHL}$	Propagation delay, high-to-low-level or	utput	ISO721M		2	10	16	
t <sub>sk(p)</sub>	Pulse skew  t <sub>PHL</sub> - t <sub>PLH</sub>					0.5	1	
t <sub>sk(pp)</sub> (1)	Part-to-part skew						3	ns
t <sub>r</sub>	Output signal rise time			EN at 0 V,		1		no
t <sub>f</sub>	Output signal fall time			See Figure 1		1		ns
t <sub>pHZ</sub>	Sleep-mode propagation delay, high-level-to-high-mpedance output			Saa Figura 2	8			ns
t <sub>pZH</sub>	Sleep-mode propagation delay, high-impedance-to-high-level output		ISO722	See Figure 2		4		μs
t <sub>pLZ</sub>	Sleep-mode propagation delay, low-level-to-high-impedance output		ISO722M	Can Figure 0		8		ns
t <sub>pZL</sub>	Sleep-mode propagation delay, high-impedance-to-low-level output			See Figure 3		5		μs
t <sub>fs</sub>	Failsafe output delay time from input p	ower loss		See Figure 4		3		μs
			100 Mbps	NRZ data input, See Figure 6		2		
	Deale to great our gratters "then	ISO72x	100 Mbps unrestricted bit run length data input, See Figure 6			3		
t <sub>jit(PP)</sub>	Peak-to-peak eye-pattern jitter		150 Mbps	NRZ data input, See Figure 6	1		ns	
		ISO72xM	150 Mbps input, See	unrestricted bit run length data Figure 6		2		

<sup>(1)</sup>  $t_{sk(PP)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.



SLLS882-JUNE 2008 www.ti.com

# ELECTRICAL CHARACTERISTICS: $V_{\text{CC1}}$ at 5 V, $V_{\text{CC2}}$ at 3.3 V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMET	ER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
	V august august	Quiescent	V V ar O V No load		0.5	1	m 1	
I <sub>CC1</sub>	V <sub>CC1</sub> supply current	25 Mbps	$V_I = V_{CC}$ or 0 V, No load		2	4	mA	
	V supply surrent	Quiescent	V <sub>I</sub> = V <sub>CC</sub> or 0 V, No load		4	6.5	m 1	
I <sub>CC2</sub>	V <sub>CC2</sub> supply current	25 Mbps	V <sub>I</sub> = V <sub>CC</sub> or 0 V, No load		5	7.5	mA	
V	Lligh lovel output voltage		I <sub>OH</sub> = -4 mA, See Figure 1	V <sub>CC</sub> - 0.4	3		V	
V <sub>OH</sub>	High-level output voltage		$I_{OH} = -20 \mu A$ , See Figure 1	V <sub>CC</sub> - 0.1	3.3		V	
.,			I <sub>OL</sub> = 4 mA, See Figure 1		0.2	0.4	V	
V <sub>OL</sub>	Low-level output voltage		I <sub>OL</sub> = 20 μA, See Figure 1		0	0.1	V	
V <sub>I(HYS)</sub>	Input voltage hysteresis				150		mV	
I <sub>IH</sub>	High-level input current		IN at 2 V			10	^	
I <sub>IL</sub>	Low-level input current		IN at 0.8 V	-10			μΑ	
I <sub>OZ</sub>	High-impedance output current	ISO722, ISO722M	EN, IN at V <sub>CC</sub>		1		μΑ	
C <sub>I</sub>	Input capacitance to grou	nd	IN at $V_{CC}$ , $V_{I} = 0.4 \sin (4E6\pi t)$		1		рF	
CMTI	Common-mode transient	mmunity	V <sub>I</sub> = V <sub>CC</sub> or 0 V, See Figure 5	25	40		kV/μs	

# SWITCHING CHARACTERISTICS: V<sub>CC1</sub> at 5 V, V<sub>CC2</sub> at 3.3 V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay, low-to-high-level or	utput				19		
t <sub>PHL</sub>	Propagation delay , high-to-low-level of	utput	ISO72x			19		ns
$t_{sk(p)}$	Pulse skew  t <sub>PHL</sub> - t <sub>PLH</sub>			EN at 0 V,		0.5		
t <sub>PLH</sub>	Propagation delay, low-to-high-level or	utput		See Figure 1	3	12	20	
t <sub>PHL</sub>	Propagation delay, high-to-low-level or	utput	ISO721M		19 0.5 3 12 3 12 0.5 2 2 11 6 13 6	12	20	
t <sub>sk(p)</sub>	Pulse skew  t <sub>PHL</sub> - t <sub>PLH</sub>					0.5	1	
t <sub>sk(pp)</sub> (1)	Part-to-part skew						5	ns
t <sub>r</sub>	Output signal rise time			EN at 0 V,		2		ns
t <sub>f</sub>	Output signal fall time			See Figure 1		2		115
t <sub>pHZ</sub>	Sleep-mode propagation delay, high-level-to-high-mpedance output			Saa Figura 2		11		ns
t <sub>pZH</sub>	Sleep-mode propagation delay, high-impedance-to-high-level output		ISO722	See Figure 2		6		μs
t <sub>pLZ</sub>	Sleep-mode propagation delay, low-level-to-high-impedance output		SO722   ISO722M   S	Saa Figura 2		13		ns
t <sub>pZL</sub>	Sleep-mode propagation delay, high-impedance-to-low-level output			See Figure 3		6		μs
t <sub>fs</sub>	Failsafe output delay time from input p	ower loss		See Figure 4		3		μs
			100 Mbps I	NRZ data input, See Figure 6		2		
	Deale to great our gathers "Man	ISO72x	100 Mbps input, See	unrestricted bit run length data Figure 6		_		
t <sub>jit(PP)</sub>	Peak-to-peak eye-pattern jitter		150 Mbps I	NRZ data input, See Figure 6				ns
		ISO72xM	150 Mbps input, See	unrestricted bit run length data Figure 6		2		

<sup>(1)</sup>  $t_{sk(PP)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

Submit Documentation Feedback

Copyright © 2008, Texas Instruments Incorporated

# ELECTRICAL CHARACTERISTICS: $V_{\text{CC1}}$ at 3.3 V, $V_{\text{CC2}}$ at 5 V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMET	TER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	V aumaly augrent	Quiescent	V V or O V No load		0.3	0.5	mA
I <sub>CC1</sub>	V <sub>CC1</sub> supply current	25 Mbps	$V_I = V_{CC}$ or 0 V, No load		1	2	IIIA
_	V aumaly augrent	Quiescent	V <sub>I</sub> = V <sub>CC</sub> or 0 V, No load		8	12	mA
I <sub>CC2</sub>	V <sub>CC2</sub> supply current	25 Mbps	V <sub>I</sub> = V <sub>CC</sub> or 0 V, No load		10	14	IIIA
V	High lovel output voltage		I <sub>OH</sub> = -4 mA, See Figure 1	V <sub>CC</sub> - 0.8	4.6		V
V <sub>OH</sub>	High-level output voltage		$I_{OH} = -20 \mu A$ , See Figure 1	V <sub>CC</sub> - 0.1 5		V	
V	Law laval autaut valtaga		I <sub>OL</sub> = 4 mA, See Figure 1		0.2	0.4	V
$V_{OL}$	Low-level output voltage	$I_{OL}$ = 20 $\mu$ A, See Figure 1			0	0.1	V
V <sub>I(HYS)</sub>	Input voltage hysteresis				150		mV
I <sub>IH</sub>	High-level input current		IN at 2 V			10	^
I <sub>IL</sub>	Low-level input current		IN at 0.8 V	-10			μΑ
l <sub>OZ</sub>	High-impedance output current	ISO722, ISO722M	EN, IN at V <sub>CC</sub>		1		μΑ
C	Input capacitance to grou	ind	IN at $V_{CC}$ , $V_{I} = 0.4 \sin (4E6\pi t)$		1		pF
CMTI	Common-mode transient	immunity	V <sub>I</sub> = V <sub>CC</sub> or 0 V, See Figure 5	25	40		kV/μs

# SWITCHING CHARACTERISTICS: V<sub>CC1</sub> at 3.3 V, V<sub>CC2</sub> at 5 V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay, low-to-high-level of	output				17		
t <sub>PHL</sub>	Propagation delay , high-to-low-level	output	ISO72x			17		ns
t <sub>sk(p)</sub>	Pulse skew  t <sub>PHL</sub> - t <sub>PLH</sub>			EN at 0 V,		0.5		
t <sub>PLH</sub>	Propagation delay, low-to-high-level of	output		See Figure 1	3	12	21	
t <sub>PHL</sub>	Propagation delay, high-to-low-level of	output	ISO721M		3	12	21	
t <sub>sk(p)</sub>	Pulse skew  t <sub>PHL</sub> - t <sub>PLH</sub>					0.5	1	
t <sub>sk(pp)</sub> <sup>(1)</sup>	Part-to-part skew					0	5	ns
t <sub>r</sub>	Output signal rise time			EN at 0 V,		1		20
t <sub>f</sub>	Output signal fall time			See Figure 1		1		ns
t <sub>pHZ</sub>	Sleep-mode propagation delay, high-level-to-high-mpedance output			0		9		ns
t <sub>pZH</sub>	Sleep-mode propagation delay, high-impedance-to-high-level output		ISO722	See Figure 2		5		μs
t <sub>pLZ</sub>	Sleep-mode propagation delay, low-level-to-high-impedance output		ISO722M			9		ns
t <sub>pZL</sub>	Sleep-mode propagation delay, high-impedance-to-low-level output			See Figure 3		5		μs
t <sub>fs</sub>	Failsafe output delay time from input	power loss		See Figure 4		3		μs
			100 Mbps	NRZ data input, See Figure 6		2		
	Dealth and the same will be seen to the same that	ISO72x	100 Mbps unrestricted bit run length data input, See Figure 6			3		
t <sub>jit(PP)</sub>	Peak-to-peak eye-pattern jitter		150 Mbps	NRZ data input, See Figure 6		1		ns
		ISO72xM	150 Mbps unrestricted bit run length data input, See Figure 6			2		

<sup>(1)</sup>  $t_{sk(PP)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

SLLS882-JUNE 2008 www.ti.com

# ELECTRICAL CHARACTERISTICS: $V_{\text{CC1}}$ and $V_{\text{CC2}}$ at 3.3 V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAME	TER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
i	V supply surrent	Quiescent	V V or 0 V No load		0.3	0.5	m Λ
I <sub>CC1</sub>	V <sub>CC1</sub> supply current	25 Mbps	V <sub>I</sub> = V <sub>CC</sub> or 0 V, No load		1	2	mA
ı	M. amalia amaaat	Quiescent	V <sub>I</sub> = V <sub>CC</sub> or 0 V, No load		4	6.5	A
I <sub>CC2</sub>	V <sub>CC2</sub> supply current	25 Mbps	V <sub>I</sub> = V <sub>CC</sub> or 0 V, No load		5	7.5	mA
V	I link laval avitovit valtan	_	I <sub>OH</sub> = -4 mA, See Figure 1	V <sub>CC</sub> - 0.4	3		V
V <sub>OH</sub>	High-level output voltage		I <sub>OH</sub> = -20 μA, See Figure 1	V <sub>CC</sub> - 0.1	3.3		V
V	I avvilaval avdavd valta sv		I <sub>OL</sub> = 4 mA, See Figure 1		0.2	0.4 V	
$V_{OL}$	Low-level output voltage	<del>)</del>	I <sub>OL</sub> = 20 μA, See Figure 1		0	0.1	V
V <sub>I(HYS)</sub>	Input voltage hysteresis				150		mV
I <sub>IH</sub>	High-level input current		IN at 2 V			10	^
I <sub>IL</sub>	Low-level input current		IN at 0.8 V	-10			μΑ
I <sub>OZ</sub>	High-impedance output current	ISO722, ISO722M	EN, IN at V <sub>CC</sub>		1		μΑ
Cı	Input capacitance to gro	ound	IN at $V_{CC}$ , $V_{I} = 0.4 \sin (4E6\pi t)$		1		pF
CMTI	Common-mode transier	nt immunity	V <sub>I</sub> = V <sub>CC</sub> or 0 V, See Figure 5	25	40		kV/μs

# SWITCHING CHARACTERISTICS: V<sub>CC1</sub> and V<sub>CC2</sub> at 3.3 V OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay, low-to-high-level of	output				20		1
t <sub>PHL</sub>	Propagation delay , high-to-low-level	output	ISO72x			20		ns
t <sub>sk(p)</sub>	Pulse skew  t <sub>PHL</sub> - t <sub>PLH</sub>			EN at 0 V,		0.5		
t <sub>PLH</sub>	Propagation delay, low-to-high-level of	output		See Figure 1	3	12	25	1
t <sub>PHL</sub>	Propagation delay, high-to-low-level of	output	ISO721M		3	12	25	ı
t <sub>sk(p)</sub>	Pulse skew  t <sub>PHL</sub> - t <sub>PLH</sub>					0.5	1	ı
t <sub>sk(pp)</sub> (1)	Part-to-part skew						5	ns
t <sub>r</sub>	Output signal rise time			EN at 0 V,	2			20
t <sub>f</sub>	Output signal fall time			See Figure 1				ns
t <sub>pHZ</sub>	Sleep-mode propagation delay, high-level-to-high-mpedance output			Saa Figura 2		13		ns
t <sub>pZH</sub>	Sleep-mode propagation delay, high-impedance-to-high-level output		ISO722	See Figure 2		6		μs
t <sub>pLZ</sub>	Sleep-mode propagation delay, low-level-to-high-impedance output		ISO722M	See Figure 2		13		ns
t <sub>pZL</sub>	Sleep-mode propagation delay, high-impedance-to-low-level output			See Figure 3		6		μs
t <sub>fs</sub>	Failsafe output delay time from input	power loss		See Figure 4		3		μs
			100 Mbps	NRZ data input, See Figure 6		2		
	Dealest and an array with an	ISO72x	100 Mbps unrestricted bit run length data input, See Figure 6			3		
t <sub>jit(PP)</sub>	Peak-to-peak eye-pattern jitter		150 Mbps NRZ data input, See Figure 6			1		ns
		ISO72xM	150 Mbps unrestricted bit run length data input, See Figure 6			2		l

<sup>(1)</sup>  $t_{sk(PP)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

Submit Documentation Feedback



## PARAMETER MEASUREMENT INFORMATION




Figure 1. Switching Characteristic Test Circuit and Voltage Waveforms





Figure 2. ISO722 Sleep-Mode High-Level Output Test Circuit and Voltage Waveforms



- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns,  $Z_Q =$  50  $\Omega$ .
- B.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 3. ISO722 Sleep-Mode Low-Level Output Test Circuit and Voltage Waveforms

SLLS882-JUNE 2008 www.ti.com



# PARAMETER MEASUREMENT INFORMATION (continued)





Figure 4. Failsafe Delay Time Test Circuit and Voltage Waveforms




NOTE: Pass/Fail criteria is no change in Vo.

Figure 5. Common-Mode Transient Immunity Test Circuit and Voltage Waveform



# PARAMETER MEASUREMENT INFORMATION (continued)



NOTE: Bit pattern run length is  $2^{16} - 1$ . Transition Time is 800 ps. NRZ data input has no more than five consecutive ones or zeros.

Figure 6. Peak-to-Peak Eye-Pattern Jitter Test Circuit and Voltage Waveform





## **PACKAGE CHARACTERISTICS**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
L(101)	Minimum air gap (Clearance) (1)	Shortest terminal to terminal distance through air	4.8			mm
L(102)	Minimum external tracking (Creepage)	Shortest terminal to terminal distance across the package surface	4.3			mm
C <sub>TI</sub>	Tracking resistance (comparative tracking index)	DIN IEC 60112/VDE 0303 Part 1	≥ 175			V
	Minimum internal gap (internal clearance)	Distance through insulation	0.008			mm
R <sub>IO</sub>	Isolation resistance	Input to output, $V_{IO}$ = 500 V, all pins on each side of the barrier tied together creating a two-terminal device, $T_A$ < 100 °C		>10 <sup>12</sup>		Ω
	Toolation rootstands	Input to output, $V_{IO} = 500 \text{ V}$ , $100^{\circ}\text{C} \le T_A < T_A \text{ max}$ .		>10 <sup>11</sup>		Ω
C <sub>IO</sub>	Barrier capacitance Input-to-output	$V_I = 0.4 \sin (4E6\pi t)$		1		pF
C <sub>I</sub>	Input capacitance to ground	$V_1 = 0.4 \sin (4E6\pi t)$		1		pF

<sup>(1)</sup> Creepage and clearance requirements are applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board do not reduce this distance.


Creepage and clearance on a printed circuit board become equal according to the measurement techniques shown in the Isolation Glossary. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

### **IEC 60664-1 RATINGS TABLE**

PARAMETER	TEST CONDITIONS	SPECIFICATION
Basic isolation group	Material group	Illa
Installation classification	Rated mains voltage ≤150 VRMS	I-IV
installation classification	Rated mains voltage ≤300 VRMS	1-111

## **DEVICE I/O SCHEMATIC**

## **Equivalent Input and Output Schematic Diagrams**



**INSTRUMENTS** 

### **IEC SAFETY LIMITING VALUES**

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the IO can allow low resistance to ground or the supply, and without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Cofety input output or cumply ourrent	$\theta_{JA} = 263$ °C/W, $V_I = 5.5$ V, $T_J = 170$ °C, $T_A = 25$ °C			100	m ^		
IS	Safety input, output, or supply current	$\theta_{JA} = 263$ °C/W, $V_I = 3.6$ V, $T_J = 170$ °C, $T_A = 25$ °C			153	mA	
T <sub>S</sub>	Maximum case temperature				150	°C	

The safety-limiting constraint is the absolute maximum junction temperature specified in the absolute maximum ratings table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The junction-to-air thermal resistance in the Thermal Characteristics table is that of a device installed in the JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages and is conservative. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

# THERMAL CHARACTERISTICS (over recommended operating conditions unless otherwise noted)

	•				•		
	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
0	Lucation to Air	Low-K Thermal Resistance <sup>(1)</sup>					°C/W
$\theta_{JA}$	Junction-to-Air		High-K Thermal Resistance <sup>(1)</sup>		125		°C/W
$\theta_{JB}$	Junction-to-Board Thermal Resistance				44		°C/W
$\theta_{JC}$	Junction-to-Case Thermal Resistance				75		°C/W
В	Davisa Bawar Dissination	ISO72x	$V_{\rm CC1} = V_{\rm CC2} = 5.5 \text{ V}, T_{\rm J} = 150 ^{\circ}\text{C},$ $C_{\rm L} = 15 \text{ pF}, \text{ Input a } 100 \text{ Mbps } 50\% \text{ duty}$ cycle square wave			159	mW
r <sub>D</sub>	P <sub>D</sub> Device Power Dissipation	ISO72xM	$V_{\rm CC1}$ = $V_{\rm CC2}$ = 5.5 V, $T_{\rm J}$ = 150°C, $C_{\rm L}$ = 15 pF, Input a 150 Mbps 50% duty cycle square wave			195	IIIVV

<sup>(1)</sup> Tested in accordance with the Low-K or High-K thermal metric definition of EIA/JESD51-3 for leaded surface mount packages.




Figure 7.  $\theta_{\text{JC}}$  THERMAL DERATING CURVE per IEC 60747-5-2



# **FUNCTION TABLE**

# ISO721<sup>(1)</sup>

V <sub>CC1</sub>	V <sub>CC2</sub>	INPUT (IN)	OUTPUT (OUT)
		Н	Н
PU	PU	L	L
		Open	Н
PD	PU	Х	Н

(1) PU = powered up ( $V_{CC} \ge 3 \text{ V}$ ); PD = powered down ( $V_{CC} \le 2.5 \text{ V}$ ), X = irrelevant, H = high Level; L = low level


# ISO722<sup>(1)</sup>

V <sub>CC1</sub>	V <sub>CC2</sub>	INPUT (IN)	ISO722/ISO722M OUTPUT ENABLE (EN)	OUTPUT (OUT)
		Н	L or Open	Н
PU	J PU	L	L or Open	Г
PU		X	Н	Z
		Open	L or Open	Н
PD	PU	Х	L or Open	Н
PD	PU	Х	Н	Z


(1) PU = powered up ( $V_{CC} \ge 3 \text{ V}$ ); PD = powered down ( $V_{CC} \le 2.5 \text{ V}$ ), X = irrelevant, H = high Level; L = low level




## TYPICAL CHARACTERISTICS









## ISO72x INPUT THRESHOLD VOLTAGE vs FREE-AIR TEMPERATURE





### PROPAGATION DELAY vs FREE-AIR TEMPERATURE



ISO72xM INPUT THRESHOLD VOLTAGE vs FREE-AIR TEMPERATURE





Figure 13.



# **TYPICAL CHARACTERISTICS (continued)**



# HIGH-LEVEL OUTPUT CURRENT vs HIGH-LEVEL OUTPUT VOLTAGE





Figure 15.

## LOW-LEVEL OUTPUT CURRENT vs LOW-LEVEL OUTPUT VOLTAGE



## **APPLICATION INFORMATION**

#### MANUFACTURER CROSS-REFERENCE DATA

The ISO72xx isolators have the same functional pinout as most other vendors, and they are often pin-for-pin drop-in replacements. The notable differences in the products are propagation delay, signaling rate, power consumption, and transient protection rating. Table 1 is used as a guide for replacing other isolators with the ISO72x family of single channel isolators.




Figure 17. Pin Cross Reference

**Table 1. CROSS REFERENCE** 

							PII	N 7	
ISOLATOR	PIN 1	PIN 2	PIN 3	PIN 4	PIN 5	PIN 6	ISO721 OR ISO721M	ISO722 OR ISO722M	PIN 8
ISO721 (1)(2)	V <sub>CC1</sub>	IN	V <sub>CC1</sub>	GND1	GND2	OUT	GND2	EN	V <sub>CC2</sub>
ADuM1100 <sup>(1)(2)</sup>	$V_{DD1}$	VI	V <sub>DD1</sub>	GND1	GND2	Vo	GND2		$V_{DD2}$
HCPL-xxxx	V <sub>DD1</sub>	VI	*Leave Open <sup>(3)</sup>	GND1	GND2	Vo	NC <sup>(4)</sup>		$V_{DD2}$
IL710	$V_{DD1}$	VI	NC <sup>(5)</sup>	GND1	GND2	Vo	V	OE	$V_{DD2}$

- 1) The ISO72xx pin 1 and pin 3 are internally connected together. Either or both may be used as V<sub>CC1</sub>.
- (2) The ISO721 and ISO721M pin 5 and pin 7 are internally connected together. Either or both may be used as GND2.
- (3) Pin 3 of the HCPL devices must be left open. This is not a problem when substituting an ISO72xx device since the extra V<sub>CC1</sub> on pin 3 may be left an open circuit as well.
- (4) An HCPL device PIN 7 must be left floating (open) or grounded when an ISO722 or ISO722M device is to be used as a drop-in replacement. If pin 7 of the ISO722 or ISO722M device is placed in a high logic state, the output of the device is disabled
- (5) Pin 3 of the IL710 must not be tied to ground on the circuit board since this shorts the ISO72xx's V<sub>CC1</sub> to ground. The IL710 pin 3 may only be tied to V<sub>CC</sub> or left open to drop in an ISO72xx.





Figure 18. Basic Application Circuit

SLLS882-JUNE 2008 www.ti.com




### ISOLATION GLOSSARY

**Creepage Distance** — The shortest path between two conductive input-to-output leads measured along the surface of the insulation. The shortest distance path is found around the end of the package body.



**Clearance** — The shortest distance between two conductive input-to-output leads measured through air (line of sight).



**Input-to-Output Barrier Capacitance** -- The total capacitance between all input terminals connected together, and all output terminals connected together.

**Input-to-Output Barrier Resistance** -- The total resistance between all input terminals connected together, and all output terminals connected together.

**Primary Circuit** -- An internal circuit directly connected to an external supply mains or other equivalent source that supplies the primary circuit electric power.

**Secondary Circuit** -- A circuit with no direct connection to primary power, and derives its power from a separate isolated source.

**Comparative Tracking Index (CTI)** -- CTI is an index used for electrical insulating materials. It is defined as the numerical value of the voltage that causes failure by tracking during standard testing. Tracking is the process that produces a partially conducting path of localized deterioration on or through the surface of an insulating material as a result of the action of electric discharges on or close to an insulation surface -- the higher CTI value of the insulating material, the smaller the minimum creepage distance.

Generally, insulation breakdown occurs either through the material, over its surface, or both. Surface failure may arise from flashover or from the progressive degradation of the insulation surface by small localized sparks. Such sparks are the result of the breaking of a surface film of conducting contaminant on the insulation. The resulting break in the leakage current produces an overvoltage at the site of the discontinuity, and an electric spark is generated. These sparks often cause carbonization on insulation material and lead to a carbon track between points of different potential. This process is known as *tracking*.

#### Insulation:

Operational insulation -- Insulation needed for the correct operation of the equipment.

Basic insulation -- Insulation to provide basic protection against electric shock.

Supplementary insulation -- Independent insulation applied in addition to basic insulation in order to ensure protection against electric shock in the event of a failure of the basic insulation.

Double insulation -- Insulation comprising both basic and supplementary insulation.

Reinforced insulation -- A single insulation system which provides a degree of protection against electric shock equivalent to double insulation.

## **Pollution Degree:**

Pollution Degree 1 -- No pollution, or only dry, nonconductive pollution occurs. The pollution has no influence.

Pollution Degree 2 -- Normally, only nonconductive pollution occurs. However, a temporary conductivity caused by condensation must be expected.

Pollution Degree 3 -- Conductive pollution occurs or dry nonconductive pollution occurs, which becomes conductive due to condensation that is to be expected.

Pollution Degree 4 - Continuous conductivity occurs due to conductive dust, rain, or other wet conditions.

## Installation Category:

Overvoltage Category -- This section is directed at insulation co-ordination by identifying the transient overvoltages that may occur, and by assigning four different levels as indicated in IEC 60664.

- 1. Signal Level -- Special equipment or parts of equipment.
- 2. Local Level -- Portable equipment etc.
- 3. Distribution Level -- Fixed installation
- 4. Primary Supply Level -- Overhead lines, cable systems

Each category should be subject to smaller transients than the category above.



# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
ISO721MMDREP	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	721MEP	Samples
ISO721MMDREPG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	721MEP	Samples
V62/08627-01XE	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	721MEP	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### OTHER QUALIFIED VERSIONS OF ISO721M-EP:

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

# PACKAGE MATERIALS INFORMATION

www.ti.com 10-Jun-2020

# TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
Γ	P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



## \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO721MMDREP	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 10-Jun-2020



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO721MMDREP	SOIC	D	8	2500	350.0	350.0	43.0

# **PACKAGE OUTLINE**

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



# NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated