

# **TDA7333N**

# RDS/RBDS processor

# **Features**

- 3<sup>rd</sup> order high resolution sigma delta converter for MPX sampling
- Digital decimation and filtering stages
- Demodulation of european radio data system (RDS)
- Demodulation of USA radio broadcast data system (RBDS)
- Automatic group and block synchronization with flywheel mechanism
- Error detection and correction
- RAM buffer with a storage capacity of 24 RDS blocks and related status information
- Programmable interrupt source (RDS block A, B, or D, TA, TA EON)
- I<sup>2</sup>C/SPI bus interface
- Input frequency range 4-21 MHz
- Power down mode
- 3.3 V power supply, 0.35 µm CMOS technology

#### <span id="page-0-0"></span>**Table 1. Device summary**



# **Description**

The TDA7333N circuit is a RDS/RDBS signal processor, intended for recovering the inaudible RDS/RBDS informations which are transmitted on most FM radio broadcasting stations..



# **Contents**









# **List of tables**





# **List of figures**





# <span id="page-5-0"></span>**1 Block diagram and pin description**

## <span id="page-5-1"></span>**1.1 Block diagram**

#### <span id="page-5-3"></span>**Figure 1. Block diagram**



## <span id="page-5-2"></span>**1.2 Pin description**

#### <span id="page-5-4"></span>**Figure 2. Pin connection (top view)**



6/36 Doc ID 12064 Rev 4





#### <span id="page-6-0"></span>Table 2. **Pin description**



# <span id="page-7-0"></span>**2 Electrical specifications**

# <span id="page-7-1"></span>**2.1 Absolute maximum ratings**

<span id="page-7-4"></span>**Table 3. Absolute maximum ratings**

Symbol	<b>Parameter</b>	<b>Test conditions</b>	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	3.3 V power supply voltages	٠	$-0.5$	$\overline{\phantom{0}}$	4	v
$V_{in}$	Input voltage	5 V tolerant inputs	$-0.5$	$\blacksquare$	5.5	v
$V_{\text{out}}$	Output voltage	5 V tolerant output buffers in tri-state	$-0.5$	۰	5.5	v
$T_{\text{stg}}$	Storage temperature		$-55$	$\overline{\phantom{0}}$	150	°C
		Human body model		$\geq \pm 2000$		v
$\mathsf{v}_{\texttt{ESD}}$	<b>ESD</b> withstand voltage	Machine model	$\geq \pm 200$			v
		Charged device model, corner pins	$\geq \pm 1000$			v

# <span id="page-7-2"></span>**2.2 General interface electrical characteristics**

<span id="page-7-5"></span>



# <span id="page-7-3"></span>**2.3 Electrical characteristics**

 $T_{\rm amb}$  = -40 to +85 °C,  $\rm V_{DDA}/V_{DDD}$  = 3.0 to 3.6 V, f $_{\rm osc}$  = 8.55 MHz, unless otherwise specified  $\rm V_{DDD}$  and  $\rm V_{DDA}$  must not differ more than 0.15 V

#### <span id="page-7-6"></span>**Table 5. Electrical characteristics**







### **Table 5. Electrical characteristics (continued)**



### **Table 5. Electrical characteristics (continued)**





# <span id="page-10-0"></span>**3 Functional description**

### <span id="page-10-1"></span>**3.1 Overview**

The new RDS/RBDS processor contains all RDS/RBDS relevant functions on a single chip. It recovers the inaudible RDS/RBDS information which are transmitted on most FM radio broadcasting stations.

The oscillator frequency can be derived from the tuner with typical value of 10.25 MHz . The device can operate with frequencies in the range of 4-21 MHz. Therefor the fractional PLL must be initialized through  $I^2C/SPI$  interface to generate the internal 8.55 MHz or 8.664 MHz reference clock with a freq. tolerance of  $\pm 0.7$  kHz.

Due to an integrated 3<sup>rd</sup> order sigma delta converter, which samples the MPX signal, all further processing is done in the digital. After filtering the highly over sampled output of the A/D converter, the RDS/RBDS demodulator extracts the RDS data clock, RDS data signal and the quality information. A next RDS/RBDS decoder will synchronize the bit wise RDS stream to a group and block wise information. This processing includes an error detection and error correction algorithm. In addition, an automatic flywheel control avoids overheads in the data exchange between the RDS/RBDS processor and the host.

The device operates in accordance with the CENELEC Radio Data System (RDS) specification EN50067.

# <span id="page-10-2"></span>**3.2 Fractional PLL**



<span id="page-10-3"></span>

 $\sqrt{2}$ 

The fractional PLL (*[Figure](#page-10-3) 3*) is used to generate from the XTI input clock one of the two possible system clocks (fsys) 8.55 MHz or 8.664 MHz. For this a setting for the input diver factor (IDF), output divider factor (ODF), multiplication factor (MF) and fractional factor  $(FRA)$  must be found (max. fsys tolerance  $\pm 0.7$  kHz). For fractional mode an additional dither can be enabled (DITEN) to eliminate tones in the PLL output clock. The fractional mode can be disabled (FRAEN) if not needed.

The system clock (fsys) is equal to the XTI input clock after reset. After the PLL is locked, the system clock will switch automatically to the PLL output clock. Then the SPI/ $I^2C$  can be used at the maximum speed of 400 kbits/s.

The initialization of the PLL must be done only once after hardware reset. After PLL locking the RDS functionality can be used regardless of the PLL.

All clocks can be disabled in power down mode, which can be exited only by a hardware reset (pin RESETN).

#### <span id="page-11-0"></span>**3.3 Sigma delta converter**

The sigma delta modulator is a 3<sup>rd</sup> order (second order-first order cascade) structure. Therefore a multi bit output (2 bit streams) represents the analog input signal. A next digital noise canceller will take the 2 bit streams and calculates a combined stream which is then fed to the decimation filter. The modulator works at a sampling frequency of fsys/2. The over sampling factor in relation to the band of interest (57 kHz  $\pm$  2.4 kHz) is 38.

#### <span id="page-11-1"></span>**3.4 Demodulator**

The demodulator includes:

- RDS quality indicator with selectable sensitivity
- Selectable time constant of 57 kHz PLL
- Selectable time constant of bit PLL
- Time constant selection done automatically or by software

The demodulator is fed by the 57 kHz bandpass filter and interpolated multiplex signal. The input signal passes a digital filter extracting the sinus and cosinus components, to be used for further processing.

The sign of both channels are used as input for the ARI indicator and for the 57 kHz PLL.

A fast ARI indicator determines the presence of an ARI carrier. If an ARI carrier is present, the 57 kHz PLL is operating as a normal PLL, else it is operating as a Costas loop.

One part of the PLL is compensating the integral offset (frequency deviation between oscillator and input signal).

One channel of the filter is fed into the half wave integrator. Two half waves are created, with a phase deviation of 90 degrees. One wave represents the RDS component, whereas the other wave represents the ARI component.

The sign of both waves are used as reference for the bit PLL (1187.5 Hz).

The RDS wave is then fed into the half wave extractor. This leads into an RDS signal, which after integration and differential decoding represents the RDS data.

In a similar way a quality bit can be calculated. This is useful to optimize error correction.





<span id="page-12-0"></span>**Figure 4. Demodulator block diagram**

The module needs a fixed clock of 8.55 MHz. Optionally an 8.664 MHz clock may be used by setting the corresponding bit in rds bd ctrl register (refer to [Section](#page-23-0) 3.8.6).

In order to optimize the error correction in the group and block synchronization module, the sensitivity level of the quality bit can be adjusted in four steps with "qsens" bits rds bd ctrl[5:4]. Only bits marked as bad by the quality bit are allowed to be corrected in the group and block synchronization module. If an error correction is done on a good marked RDS bit, the "data\_ok" bit rds\_corrp[1] will not be set (refer to *[Section](#page-21-1) 3.8.3*).

The RDS bit demodulator can be controlled by the bits 1-6 of rds\_bd\_ctrl register for example to select 57 kHz PLL and 1187.5 Hz PLL time constant. This is useful in order to achieve a fast synchronization after a program resp. frequency change (fast time constant) and to get a maximum of noise immunity after synchronization (slow time constant).

The user may choose between 2 possibilities via bit rds\_bd\_ctrl[1]:

- a) Hardware selected time constant In this case both pll time constants are reset to the fastest one, with a reset from the group and block synchronization module, or if the software decides to resynchronize by setting "ar\_res" rds\_int[5] (refer to page 18). Then both PLLs increase automatically to the slowest time constant. This is done in four steps within a total time of 215.6 ms (256 RDS clocks).
- b) Software selected time constant In this case the time constant of both PLL can be selected individually by software (rds\_bd\_ctrl[4:2]). Four time constants (5 ms, 15 ms, 35 ms, 76 ms) can be set independently for 1187.5 Hz PLL and two time constants (2 ms, 10 ms) for the 57 kHz PLL.

The sensitivity of the quality bit can be adjusted to four levels with the "gsens1" and "gsens0" rds bd ctrl $[6:5]$  bits. "gsens1 = 0" and "gsens0 = 0" means minimum sensitivity, "gsens1 = 1" and " $asens0 = 1$ " maximum sensitivity.



## <span id="page-13-0"></span>**3.5 Group and block synchronization module**

The group and block synchronization module has the following features:

- Hardware group and block synchronization
- Hardware error detection
- Hardware error correction, using quality bit information to indicate bad corrections
- Hardware synchronization flywheel
- TA, TAEON information extraction
- Reset by software "ar\_res", which resets also RAM buffer addresses and RDS demodulator

<span id="page-13-1"></span>**Figure 5. Group and block synchronization diagram**



This module is used to acquire group and block synchronization of the received RDS data stream, which is provided in a modified shortened cyclic code. For theory and implementation of modified shortened cyclic code and error correction, please refer to CENELEC Radio Data System (RDS) specification EN50067.

Group and block synchronization module can detect and correct five bit error burst in the data stream. If an error correction is done on a good quality marked RDS bit, the "data ok" bit rds\_corrp[1] won't be set (refer to page 22). Before error correction, the five MSBs of the syndrome register are stored in the "cp" bits rds\_corrp[7:3].

If the five LSBs of the syndrome register are zero, the "cp" pattern is used for error correction. After that operation the syndrome must become zero for valid RDS data. The



type of error can be measured with the five "cp" bits in order to classify the reliability of the correction. Each bit set within "cp" means that one bit was corrected.

The two RDS data bytes rds\_bd\_h[7:0] and rds\_bd\_l[7:0] are available at the  ${}^{12}C/SPI$ interface together with status bits rds\_corrp[7:0] and rds\_qu[7:0] giving reliability information of the data (refer to [Figure](#page-13-1) 5). rds\_int[7:0] bits are used for interrupt and group and block synchronization control. A software reset "ar\_res" rds\_int[5] can be used to force resynchronization.

An endless 2 bit block counter (A, B, C or C', D, A, B...) increments one step if a new RDS block was received. During synchronization the block counter is set to the first identified valid RDS block. Then every next RDS block must be of that type which is indicated by the block counter "blk" rds\_qu[3:2]. If this is not true, then the syndrome becomes not zero (indicated by "synz" bit rds  $qu[0]$ ) and the "data ok" bit rds  $corr[1]$  is not set. In case of USA BRDS, four consecutive E blocks can be received which are indicated by the "e" bit rds\_qu[1].

The quality bit counter rds\_qu[7:4] counts the bad quality marked RDS bits within a RDS block.

The group and block synchronization module extracts also TA, TAEON information and detects blocks types A, B, D (refer to page 21) which can be used as interrupt sources.

The TA interrupt is performed in two cases: If within block B the group 0A or 0B is indicated and the TA bit is set or if within block B group 15B is indicated and the TA bit is set. The TAEON interrupt is performed, if within block B group 14B is indicated and the TA bit is set.

The interrupts can be recognized on the interrupt flag "int" rds\_int[0] (refer to [Section](#page-20-0) 3.8.1). The external open drain pin INTN (15) is the inverted version of the "int" flag.



## <span id="page-15-0"></span>**3.6 Flywheel mechanism**



#### <span id="page-15-1"></span>**Figure 6. Example for flywheel mechanism**

Within group and block synchronization control block a 6 bit (64 states) flywheel counter is implemented to control RDS synchronization. After reset or a forced resynchronization by setting "ar res" bit rds int[5], this counter increments from zero to one, if a valid RDS block was detected. Valid means the syndrome has to be zero ("synz" = 1 rds  $qu[0]$ ) without any error corrections done on good quality marked RDS bits. Then the RDS module is synchronized. This is indicated by "synch" bit rds\_int[4] which is set if the flywheel counter is greater than zero. Every valid consecutive RDS block (A, B, C or C', D, A, B...) increments the flywheel counter by two.

If the next consecutive RDS block has its syndrome not zero, or corrections are done on good quality marked RDS bits, then the flywheel counter decrements by one. If the flywheel counter becomes zero, then a new RDS block synchronization will be performed. If blocks of type E are detected (indicated by "e" bit rds\_qu[1]), then the flywheel counter will be not modified, because in case of European RDS, block E is an error but not in case of USA BRDS. This means E blocks are treated as neutral in this RDS/BRDS implementation.

The "data ok" bit rds corrp[1] is set only, if the flywheel counter is greater than two, the syndrome of the detected RDS block is zero and if no error corrections are done on good quality marked RDS bits.

[Figure](#page-15-1)  $6$  shows an example for the flywheel mechanism.

The first diagram shows the relative signal quality of 26 received RDS bits. 100 % means that the last received 26 RDS bits are all marked as good by the demodulator and 0% that all are marked as bad.



The second diagram gives information about the flywheel counter status. The counter value could be between 0 and 63.

The next two charts showing the bits "synch" rds\_int[4] and "data\_ok" rds\_corrp[1] (refer to [Section](#page-21-1) 3.8.1 and Section 3.8.3).

The last graph indicates every generated buffer not empty (bne) interrupt. After each interrupt the RDS data will be read out from the RAM buffer (within 22 ms), before next RDS block is written into. This is done to reset the interrupt flag "int" rds\_int[0] each time. Further the "syncw" bit rds\_bd\_ctrl[0] is set to one, to store only synchronized RDS blocks (refer to [Section](#page-23-0) 3.8.6).

The following case is considered now: First the receiving condition is good (section 1), then it is going to be worse (section 2) because of entering a tunnel, after leaving it is going to be better again (section 3).

**Section 1:** After power up or resynchronization ("ar res", rds int[5]), the first recognized RDS block is stored in the RAM buffer and generates an "bne" interrupt. At the same time "synch" bit rds\_int[4] is set to one. With the next stored RDS block the "data\_ok" bit rds corrp[1] is set, because the flywheel counter becomes greater than two. With every next RDS block the flywheel counter increments by two, until the upper margin of 63 is reached.

**Section 2:** Because of entering a tunnel, the demodulator increases bad marked RDS bits until all are marked as bad. The flywheel counter decrements by one after each new RDS block because of error corrections done on good marked RDS bits or because the syndrome of the expected block was not zero after error correction. The "data\_ok" bit rds\_corrp[1] is set to zero whenever the flywheel counter decrements. Note that the synchronization flag "synch" rds\_int[4] is set and the interrupt is performed after every expected RDS block, until the flywheel counter is zero. Then the RDS is desynchronized. Now spurious interrupts could occur because of random RDS blocks detected during resynchronization process. If the time of receiving bad signal is shorter than the decreasing time of the flywheel counter, then the RDS will keep its synchronization and stores RDS data every 22 ms.

**Section 3:** After leaving the tunnel, the signal is getting better and the RDS will be synchronized again as described in section 1.



## <span id="page-17-0"></span>**3.7 RAM Buffer**

The RAM buffer can store up to 24 RDS blocks (rds\_bd\_h[7:0] and rds\_bd\_l[7:0]) with their related information (rds\_qu[7:0] and rds\_corrp[7:0]) ([Figure](#page-17-1) 7):



#### <span id="page-17-1"></span>**Figure 7. RAM buffer usage**

After power up, or after resynchronization by setting "ar\_res" rds\_int[5] to one, incoming RDS blocks are stored in the RAM buffer when synchronization has been established ([Figure](#page-17-2) 8). But if the bit "syncw" rds\_bd\_ctrl[0] (refer to [Section](#page-23-0)  $3.8.6$ ) is cleared, every received RDS block is stored, also without synchronization. This means if the RDS is not synchronized, every received consecutive 26 RDS data bits are treated as a RDS block.

<span id="page-17-2"></span>**Figure 8. RAM buffer update depends on "syncw" bit rds\_bd\_ctrl[0]**





The RAM buffer is used as a circular FIFO (*[Figure](#page-18-0) 9*). If more than 24 blocks are written, the oldest data will be overwritten. One level of the buffer consists of 4 bytes (2 information bytes, 2 RDS data bytes). If less than 4 bytes of the RAM buffer are read out from the master via the SPI or  $I^2C$  interface, the buffer address will not be incremented.



<span id="page-18-0"></span>**Figure 9. RAM buffer states**

The different states of the buffer are indicated with the help of following flags:

- "bne", buffer not empty. It is set as soon as one RDS block is written in the buffer, and reset when reading rds\_int register. This flag is a bit of rds\_int register, it is also an interrupt source (refer to [Section](#page-20-0) 3.8.1).
- "bfull", buffer full. It is set when 24 RDS blocks have been written, that is to say that there is about 20 ms to read out the buffer content before an overflow occurs. This flag is an interrupt source.
- "bovf", buffer overflow. It is set if more than 24 RDS blocks are written. This flag is a bit of register rds\_corrp (refer to **[Section](#page-21-1) 3.8.3)** and is cleared only by reading the whole buffer (24 blocks).

An address reset of the RAM buffer can be performed by writing a 1 to "arares" bit in rds int register, it also forces a resynchronization.



[Figure](#page-18-0) 9 describes the different states of the buffer with corresponding flags values:

- 1. This is the reset state, read (Rp) and write pointer (Wp) pointing at the same location 0. The buffer is empty.
- 2. After the first buffer write operation, Wp points to the last written data (0, it is not incremented) and the flag "bne" (buffer not empty) is set.
- 3. After next buffer write operation, Wp points to the last written data (3, incremented address).
- 4. After buffer read operation, Rp points to incremented address (data to be read on the next read cycle), following the Wp. As soon as Rp reaches the Wp (of value 3), it is not incremented to 4 and flag "bne" is reset. Rp never goes ahead the Wp.
- 5. If the buffer is full (i.e. 24 blocks have been written before any read), flag "bfull" is set. If no read operation is performed, on next write operation "bovf" (buffer overflow) is set, and each subsequent write operation will overwrite the oldest data of the RAM buffer. Rp is moved in front of the Wp.
- 6. If the whole content of the buffer has already been read, subsequent read operation will always read the last written location - Rp never goes ahead the Wp.

## <span id="page-19-0"></span>**3.8 Programming through serial bus interface**

The serial bus interface is used to access the different registers of the chip. It is able to handle both  $I^2C$  and

SPI transfer protocols, the selection between the two modes is done thanks to the pin CSN:

- if the pin CSN is high, the interface operates as an  $I^2C$  bus.
- if the pin CSN is asserted low, the interface operates as a SPI bus.

In both modes, the device is a slave, i.e the clock pin SCL\_CLK is only an input for the chip.

Depending on the transfer mode, external pins have alternate functions as following:

Pin	Function in SPI mode (CSN=0)	Function in $I^2C$ mode (CSN=1)			
<b>SCL CLK</b>	CLK (serial clock)	SCL (serial clock)			
<b>SDA DATAIN</b>	DATAIN (data input)	SDA (data line)			
SA DATAOUT	DATAOUT (data output)	SA (slave address)			

<span id="page-19-1"></span>Table 6. **External pins alternate functions** 

13 registers are available with read or read/write access:

<span id="page-19-2"></span>



20/36 Doc ID 12064 Rev 4



Register	<b>Access</b> rights	<b>Function</b>
rds_bd_ctrl[7:0] (see 3.8.6)	read/write	frequency, quality sensitivity, demodulator pll settings
sinc4reg[7:0] (see $3.8.7$ )	read/write	sinc4 filter settings (for internal use only)
testreg[7:0] (see $3.8.8$ )	read/write	test modes (for internal use only)
plireg4[7:0] (see 3.8.9)	read/write	PLL control register 4
plireg3[7:0] (see 3.8.10)	read/write	PLL control register 3
plireg2[7:0] (see $3.8.11$ )	read/write	PLL control register 2
plireg1[7:0] (see 3.8.12)	read/write	PLL control register 1
plireg0[7:0] (see $3.8.13$ )	read/write	PLL control register 0

**Table 7. Registers description (continued)**

The meaning of each bit is described below:

#### <span id="page-20-0"></span>**3.8.1 rds\_int register**

<span id="page-20-1"></span>



#### <span id="page-21-0"></span>**3.8.2 rds\_qu register**

<span id="page-21-2"></span>



#### <span id="page-21-1"></span>**3.8.3 rds\_corrp register**

<span id="page-21-3"></span>





## <span id="page-22-0"></span>**3.8.4 rds\_bd\_h register**

#### <span id="page-22-2"></span>**Figure 13. rds\_bd\_h registe**



### <span id="page-22-1"></span>**3.8.5 rds\_bd\_l register**

#### <span id="page-22-3"></span>**Figure 14. rds\_bd\_l register**





## <span id="page-23-0"></span>**3.8.6 rds\_bd\_ctrl register**

<span id="page-23-3"></span>**Figure 15. rds\_bd\_ctrl register**

rds bd ctrl		bit 7	bit 6	bit 5	bit 4	bit 3	hit 2	bit 1	bit 0	
reset value		$\mathbf 0$	$\Omega$	$\Omega$	$\mathbf{0}$	$\mathbf 0$	$\mathbf{0}$	$\Omega$	1	
bit name		frea	gsens1	asens0	pllb1	pllb <sub>0</sub>	pllf	shw	syncw	Write into buffer if synchronized (refer to page 10-12) (8)
access		r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	1: Write into buffer only if synchronized (reset value).
			0: Write into buffer any incoming RDS block. Select PLL time constants by software or hardware (8) 1: Software. Time constants are selected by pllb[1:0] respectively pllf. 0: Hardware (reset value). Time constants automatically increase after reset or resynchronization. Set the 57 kHz pll time constant (5) (8). Bit 0 of 1187.5 Hz pll time constant (6) (8). Bit 1 of 1187.5 Hz pll time constant (6) (8). Bit 0 of quality sensitivity (7) (8). Bit 1 of quality sensitivity (7) (8).							
(5)										Select internal master clock frequency (fsys): $1: 8.664$ MHz. 0: 8.55 MHz (reset value).
pllf lock time needed for 90 deg deviation										
	$\Omega$ 2 <sub>ms</sub>									
(6)	$\mathbf{1}$				10 <sub>ms</sub>					(7) Select sensitivity of quality bit. 00: minimum (reset value)
	pllb1	pllb0				lock time needed for 90 deg deviation				11: maximum
	$\Omega$	$\mathbf 0$				5 ms (reset status)				
	$\mathbf{0}$	$\mathbf{1}$			15 <sub>ms</sub>					
	$\overline{1}$		$\mathbf 0$ 35 ms			(8) Bit 5 "ar_res" of rds_int register will clear the bits 0-				
	$\mathbf{1}$ $\mathbf{1}$ 76 ms			6 of the rds_bd_ctrl register.						

### <span id="page-23-1"></span>**3.8.7 sinc4reg register**

#### <span id="page-23-4"></span>**Figure 16. sinc4reg register**



### <span id="page-23-2"></span>**3.8.8 testreg register**

#### <span id="page-23-5"></span>**Figure 17. testreg register**





### <span id="page-24-0"></span>**3.8.9 pllreg4 register**

#### <span id="page-24-2"></span>**Figure 18. pllreg4 register**



## <span id="page-24-1"></span>**3.8.10 pllreg3 register**

#### <span id="page-24-3"></span>**Figure 19. pllreg3 register**





## <span id="page-25-0"></span>**3.8.11 pllreg2 register**

#### <span id="page-25-3"></span>**Figure 20. pllreg2 register**



## <span id="page-25-1"></span>**3.8.12 pllreg1 register**

#### <span id="page-25-4"></span>**Figure 21. pllreg1 register**



### <span id="page-25-2"></span>**3.8.13 pllreg0 register**

#### <span id="page-25-5"></span>**Figure 22. pllreg0 register**





Note: sinc4reg and testreg registers are dedicated for testing and are not described in this specification.

> Reset values of rds\_qu, rds\_corrp, rds\_bd\_h and rds\_bd\_l registers are not visible for the programmer, because he can see only the copy of this registers in the RAM buffer after a new RDS block was received.

The pllreg4-0 registers must be initialized first, before the RDS functionality can be used. If the "PLLEN" bit of pllreg4 is set from zero to one, then the PLL will be initialized after <sup>2</sup>C/SPI transfer with the actual values of plireg4-0. After the lock time the PLL switches automatically over to the PLL output clock. The next I2C/SPI transfer is only allowed after the lock time (500 µs) and additional 25 XTI input clock cycles. If the "PLLEN" bit is set from one to zero, the PLL will be stopped and the system clock is switched back to the XTI input clock (after the  $I^2C/SPI$  transfer). The next  $I^2C/SPI$  transfer is then only allowed after 25 XTI input clock cycles. This is to avoid any  $I^2C/SPI$  communication during clock switching.

The registers pllreg3-1 can be only changed at once. If there are less then all three pllreg3-1 registers written during a  $l^2C/SPl$  transfer, then they will be not updated.

If the XTI input frequency is 10.25 MHz, then only register pllreg4 must be programmed, because the pllreg3-0 register reset values can be used without any modification.

# <span id="page-26-0"></span>**3.9 I2C transfer mode**

This interface consists of three lines: a serial data line (SDA), a bit clock (SCL), and a slave address select (SA).

The interface is capable of operating up to 400 kbits/s. If during the setup the system clock fsys is smaller then 8.55 MHz, then the max. I<sup>2</sup>C speed decreases linear (e.i. if fsys = 4.275 MHz then the maximum  $I^2C$  speed is 200 kbits/s for setup).

Data transfers follow the format shown in *[Figure](#page-26-1) 23*. After the START condition (S), a slave address is sent. The address is 7 bits long followed by an eighth bit which is a data direction bit (R/\_W).

A zero indicates a transmission (WRITE), a one indicates a request for data (READ).

The slave address of the chip is set to 001000S, where S is the least significant bit of the slave address set externally via the pin SA\_DATAOUT. This allows to choose between two addresses in case of conflict with another device of the radio set.

Each byte has to be followed by an acknowledge bit (SDA low).

Data is transferred with the most significant (MSB) bit first.

A data transfer is always terminated by a stop condition (P) generated by the master.

 $\begin{array}{|c|c|c|c|c|}\hline \begin{array}{|c|c|c|c|c|}\hline \begin{array}{|c|c|c|c|c|}\hline \begin{array}{|c|c|c|c|c|}\hline \begin{array}{|c|c|c|c|c|}\hline \begin{array}{|c|c|c|c|c|}\hline \begin{array}{|c|c|c|c|}\hline \begin{array}{|c|c|c|c|}\hline \begin{array}{|c|c|c|}\hline \begin{array}{|c|c|c|}\hline \begin{array}{|c|c|c|}\hline \begin{array}{|c|c|c|}\hline \begin{array}{|c|c|c|$ SDA **SCL START CONDITION STOP CONDITION** ADDRESS R/W ACK DATA ACK DATA ACK/ACK

<span id="page-26-1"></span>**Figure 23. I2C data transfer**



#### <span id="page-27-0"></span>**3.9.1 Write transfer**

<span id="page-27-2"></span>**Figure 24. I2C write transfer**



9 registers are available with write access (please refer to [Section](#page-19-0) 3.8 for the meaning of each bit).

To write registers, the external master must initiate the write transfer as described above, then send the data to be written, and terminate the transfer by generating a stop condition. The transfer can be terminated after having written one, two, three, four  $(Figure 24)$  $(Figure 24)$  $(Figure 24)$ , or five bytes.

The registers are written in the following order:

rds\_int[7:0], rds\_bd\_ctrl[7:0], sinc4reg[7:0], testreg[7:0], pllreg4[7:0], pllreg3[7:0], pllreg2[7:0], pllreg1[7:0], pllreg0[7:0].

sinc4reg[7:0] and testreg[7:0] are dedicated for test and have to keep zero filled for application.

<span id="page-27-3"></span>



#### <span id="page-27-1"></span>**3.9.2 Read transfer**

#### <span id="page-27-4"></span>**Figure 26. I2C read transfer**



28/36 Doc ID 12064 Rev 4



13 bytes can be read at a time (please refer to [Section](#page-19-0) 3.8 for the meaning of each bit).

The master has the possibility to read less than 13 registers by not sending the acknowledge bit and then generating a stop condition after having read the needed amount of registers.

There are two typical read access:

- read only the first register rds int to check the interrupt bit.
- read the first five registers rds\_int, rds\_qu, rds\_corrp, rds\_bd\_h and rds\_bd\_l to get the RDS data.

The registers are read in the following order:

rds\_int[7:0], rds\_qu[7:0], rds\_corrp[7:0], rds\_bd\_h[7:0], rds\_bd\_l[7:0], rds\_bd\_ctrl[7:0], sinc4reg[7:0], testreg[7:0], pllreg4[7:0], pllreg3[7:0], pllreg2[7:0], pllreg1[7:0], pllreg0[7:0].

Only the "bne" flag can be used for polling mode. There are two different ways to use this mode, while the first one causes less bus traffic than the second:

1. Read only the first register rds int to check the "bne" bit.

If "bne" bit is not set, the stop condition can be set, as shown in  $(Fiaure 28)$ . If "bne" bit is set, the transfer must be continued by the i2c master, until at least the four register rds\_qu, rds\_corrp, rds\_bd\_h and rds\_bd\_l are read out, then the i2c master is allowed to set the stop condition (*[Figure](#page-28-0) 27*). Then the whole Buffer must be read out, by reading each time at least the five registers rds int, rds qu, rds\_corrp, rds\_bd\_h and rds bd I without interruption. This must be done until the "bne" bit is set to zero (last RDS block).

2. If the  $1<sup>2</sup>C$  master is not able to handle the above protocol, it must read always at least the first five registers rds\_int, rds\_qu, rds\_corrp, rds\_bd\_h, rds\_bd\_l out independent if "bne" is set or not (*[Figure](#page-28-0) 27*). If the "bne" flag is set the whole RAM buffer must be read out, by reading each time at least the five registers rds int, rds qu, rds corrp, rds bd h and rds bd I without interruption. This must be done until the "bne" bit is set to zero (last RDS block).

Note: In polling mode the interrupt flag "int" is just a indication that the wanted information is stored within the RAM Buffer.

In polling mode it is possible that the last RDS data (rds\_qu, rds\_corrp, rds\_bd\_h and rds bd I), which was read out as the "bne" flag was set to zero, is identical to the RDS data before. This must be checked by the external micro controller by comparing the last received 2 RDS blocks. If they are identical, one of them can be skipped. (This is the case if just one RDS block is stored in the RAM buffer).



<span id="page-28-0"></span>**Figure 27. I2C read access example 1: read of 5 bytes**



<span id="page-29-1"></span>



## <span id="page-29-0"></span>**3.10 SPI Mode**

<span id="page-29-2"></span>



This interface consists of four lines (*[Figure](#page-29-2) 29*). A serial data input (DATAIN), a serial data output (DATAOUT), a chip select input (CSN) and a bit clock input (CLK).

The interface is capable of operating up to 1 MHz. If during the setup the system clock fsys is smaller then 8.55 MHz, then the max. SPI speed decreases linear (e.i. if fsys = 4.275 MHz then the maximum SPI speed is 500 kHz for setup).

CSN starts and stops the data transfer. After starting data transfer, one bit is shifted out (DATAOUT) with the active bit clock edge (CLK) and at the same time one bit in (DATAIN). When CSN stops the data transfer, the pllreg0[7:0], pllreg1[7:0] pllreg2[7:0], pllreg3[7:0], pllreg4[7:0], rdstest[7:0], sinc4reg[7:0], rds\_bd\_ctrl[7:0], rds\_int[7:0] registers can be updated with the last bytes which have been shifted in.

**The last byte shifted in on DATAIN must be always rds\_int[7:0]** and the last but one is rds\_bd\_ctrl[7:0], and so on, as listed above. In other words, the master has take into account the number of bytes to transfer before starting, to be sure that the last byte shifted in at DATAIN is rds\_int[7:0].

If the pllreg0[7:0], pllreg1[7:0] pllreg2[7:0], pllreg3[7:0], pllreg4[7:0], rdstest[7:0], sinc4reg[7:0], rds\_bd\_ctrl[7:0], rds\_int[7:0] registers will be updated depends on the MSB of rds int. If rds  $int[7] = 1$  all registers listed above are updated (refer to page 18). The registers pllreg3-1 are only updated if they are shifted completely into the SPI.

sinc4reg[7:0] and testreg[7:0] are dedicated for test **and have to be kept zero filled** in the application, independent if rds int[7] bit is set or not.



Only the "bne" flag can be used for polling mode. There are two different ways to use **polling mode**, while the first one causes less bus traffic than the second:

1. Read only the first register rds\_int to check the "bne" bit.

If "bne" bit is not set, the CSN can be set, as shown in (*[Figure](#page-31-0) 32*). If "bne" bit is set, the transfer must be continued by the SPI master, until at least the four register rds\_qu, rds\_corrp, rds\_bd\_h and rds\_bd\_l are read out, then the SPI master is allowed to stop the transfer by pulling CSN up. Then the whole Buffer must be read out, by reading each time at least the five registers rds\_int, rds\_qu, rds\_corrp, rds bd h and rds bd I without interruption. This must be done until the "bne" bit is set to zero (last RDS block).

2. If the SPI master is not able to handle the above protocol, it must read always at least the first five registers rds\_int, rds\_qu, rds\_corrp, rds\_bd\_h, rds\_bd\_l out independent if "bne" is set or not. If the "bne" flag is set the whole RAM Buffer must be read out, by reading each time at least the five registers rds int, rds qu, rds corrp, rds bd h and rds bd I without interruption. This must be done until the "bne" bit is set to zero (last RDS block).

Note: In polling mode the interrupt flag "int" is just a indication that the wanted information is stored within the RAM buffer.

In polling mode it is possible that the last RDS data (rds\_qu, rds\_corrp, rds\_bd\_h and rds bd I), which was read out as the "bne" flag was set to zero, is identical to the RDS data before. This must be checked by the external micro controller by comparing the last received 2 RDS blocks. If they are identical, one of them can be skipped (This is the case if just one RDS block is stored within the RAM buffer).

Hereafter you can find typical read/write access in SPI mode:

#### <span id="page-30-0"></span>**Figure 30. Write rds\_int, rds\_bd\_ctrl and pll\_reg4 registers in SPI mode, reading RDS data and related flags**



<span id="page-30-1"></span>





Note: sinc4reg and testreg must be zero filled for application.

#### <span id="page-31-0"></span>**Figure 32. Write rds\_int registers in SPI mode, reading 1 register**



The content of the RDS registers is clocked out on DATAOUT pin in the following order:

rds\_int[7:0], rds\_qu[7:0], rds\_corrp[7:0], rds\_bd\_l[7:0], rds\_bd\_h[7:0], rds\_ctrl[7:0], sinc4reg[7:0], testreg[7:0], pllreg4[7:0], pllreg3[7:0], pllreg2[7:0], pllreg1[7:0], pllreg0[7:0].

For the meaning of each bit please refer to [Section](#page-19-0) 3.8.

- <span id="page-31-1"></span>Note: <sup>1</sup> After 40 bit clocks the whole RDS data and flags are clocked out.
	- <sup>2</sup> In SPI mode with applications having 2 or more SPI peripherals, it is necessary to inhibit the clock line going to the TDA7333N when the CE line is kept high (not active).



# <span id="page-32-0"></span>**4 Application notes**

## <span id="page-32-1"></span>**4.1 Typical RDS data transfer**

- 1. After power up the device, the PLL must be initialized and enabled to generate the 8.55 MHz or 8.664 MHz system clock (fsys). If the XTI frequency is already 8.55 MHz or 8.664 MHz, this point can be skipped. If not, the pllreg4-0 register must be programmed via I2C/SPI. If the XTI frequency is smaller then 8.55 MHz, the reduced maximum I2C/SPI speed must be considered. After the pllreg4-0 register has been programmed, 500 us and additional 25 XTI input clock cycles must be waited until the PLL is locked and the system clock fsys is switched over to the PLL output clock. Then the next  $I^2C/SPI$  transfer is allowed with its maximum speed specified for the 8.55/8.664 MHz system clock (fsys).
- 2. In the next I2C/SPI transfer the interrupt source will be set to "buffer not empty"  $(itsr c[2:0] = 001)$  and a resynchronization should be forced (rds  $int[5] = 1$ ), to be sure that the buffer is empty and not filled with spurious RDS data. To do this only an write access to the first register rds\_int is needed.
- 3. Now the pin INTN must be continuously checked for an interrupt (active low). If there is an interrupt the five registers rds\_int, rds\_qu, rds\_corrp, rds\_bd\_h and rds\_bd\_l must be read out to get the RDS data. The next interrupt can not be expected before 22 ms.
- 4. If it is not possible to service the interrupt in time, then the RDS buffer can store up to 24 RDS bocks. If the buffer is full and the data could not be read before the next RDS block, the "buffer overflow" flag (rds\_corrp[0] = 1) will be set. In this case at least one RDS block is missed. The "buffer overflow" flag is only cleared, if the whole RDS buffer is read out.

If there is no pin available for checking the INTN pin, then it is possible to read out the RDS data by  ${}^{12}C/SPI$  polling. Only the "buffer not empty" flag (rds\_int[6]) can be used for that. If rds int[6] bit is set, the 2C/SPI transfer must be continued, until at least the four register rds\_qu, rds\_corrp, rds\_bd\_h and rds\_bd\_l are read out.

This must be done until rds int[6] bit is set to zero (last RDS block). It is possible that the last RDS block is the same as the last but one RDS block. This is the case if just one RDS block was stored in the RAM buffer. If they are identical, one of them can be skipped.

If another interrupt source is used instead of "buffer not empty" for the INTN pin, also the polling mode must be used for reading out the whole RDS buffer, as described above.



 $\sqrt{}$ 

# <span id="page-33-0"></span>**5 Package information**

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com).

ECOPACK® is an ST trademark.



<span id="page-33-1"></span>



# <span id="page-34-0"></span>**6 Revision history**

<span id="page-34-1"></span>





#### **Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

**www.st.com**

36/36 Doc ID 12064 Rev 4

