

20-Bit, Single-Channel, Ultra-Low-Power, Delta-Sigma ADCs with Programmable Gain and GPIO

General Description

The MAX11206/MAX11207 are ultra-low-power (< 300µA active current), high-resolution, serial-output ADCs. These devices provide the highest resolution per unit power in the industry, and are optimized for applications that require very high dynamic range with low power, such as sensors on a 4mA to 20mA industrial control loop. Optional input buffers provide isolation of the signal inputs from the switched capacitor sampling network allowing these converters to be used with high-impedance sources without compromising available dynamic range or linearity. The devices provide a high-accuracy internal oscillator that requires no external components. When used with the specified data rates, the internal digital filter provides more than 100dB rejection of 50Hz or 60Hz line noise. The devices are configurable using the SPI interface and include four GPIOs that can be used for external mux control. The MAX11206 includes digital programmable gain of 1 to 128.

The MAX11206/MAX11207 operate over the -40°C to +85°C temperature range, and are available in a 16-pin QSOP package.

Applications

Sensor Measurement (Temperature and Pressure)

Portable Instrumentation

Battery Applications

Weigh Scales

QSPI is a trademark of Motorola, Inc.

MICROWIRE is a registered trademark of National Semiconductor Corp.

μΜΑΧ is a registered trademark of Maxim Integrated Products, Inc.

_____Features

- ♦ 20-Bit Noise-Free Resolution
- ♦ 570nVRMS Noise at 10sps, ±3.6VFS Input
- ♦ 3ppm INL (typ), 10ppm (max)
- ♦ No Missing Codes
- ♦ Ultra-Low Power Dissipation
 Operating-Mode Current Drain < 300μA (max)
 Sleep-Mode Current Drain < 0.4μA
- ♦ Programmable Gain (1 to 128) (MAX11206)
- ♦ Four SPI-Controlled GPIOs for External Mux Control
- ♦ 2.7V to 3.6V Analog Supply Voltage Range
- ♦ 1.7V to 3.6V Digital and I/O Supply Voltage Range
- ♦ Fully Differential Signal and Reference Inputs
- ♦ High-Impedance Inputs
 Optional Input Buffers on Both Signal and
 Reference Inputs
- ♦ > 100dB (min) 50Hz/60Hz Rejection
- ◆ SPI-, QSPI™-, MICROWIRE®-Compatible Serial Interface
- ♦ On-Demand Offset and Gain Self-Calibration and System Calibration
- ♦ User-Programmable Offset and Gain Registers
- ♦ -40°C to +85°C Operating Temperature Range
- ♦ ±2kV ESD Protection
- Lead(Pb)-Free and RoHS-Compliant QSOP Package

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX11206EEE+	-40°C to +85°C	16 QSOP
MAX11207EEE+	-40°C to +85°C	16 QSOP

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

Selector Guide

RESOLUTION (BITS)	4-WIRE SPI, 16-PIN QSOP, PROGRAMMABLE GAIN	4-WIRE SPI, 16-PIN QSOP	2-WIRE SERIAL, 10-PIN μΜΑΧ®
24	MAX11210	MAX11200	MAX11201 (with buffers) MAX11202 (without buffers)
20	MAX11206	MAX11207	MAX11208
18	MAX11209	MAX11211	MAX11212
16	MAX11213	MAX11203	MAX11205

20-Bit, Single-Channel, Ultra-Low-Power, Delta-Sigma ADCs with Programmable Gain and GPIO

ABSOLUTE MAXIMUM RATINGS

Any Pin to GND0.3V to +3.9V AVDD to GND0.3V to +3.9V DVDD to GND0.3V to +3.9V	Continuous Power Dissipation (T _A = +70°C) 16-Pin QSOP (derate 8.3mW/°C above +70°C)667mW Operating Temperature Range40°C to +85°C
Analog Inputs (AINP, AINN, REFP, REFN)	Junction Temperature+150°C
to GND0.3V to (V _{AVDD} + 0.3V)	Storage Temperature Range55°C to +150°C
Digital Inputs and Digital Outputs	Lead Temperature (soldering, 10s)+300°C
to GND0.3V to (V _{DVDD} + 0.3V)	Soldering Temperature (reflow)+260°C
ESDHB (AVDD, AINP, AINN, REFP, REFN, DVDD, CLK, CS,	
SCLK, DIN, RDY/DOUT, GND, GPIO) ±2kV (Note 1)	

Note 1: Human Body Model to specification MIL-STD-883 Method 3015.7.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{AVDD} = +3.6V, V_{DVDD} = +1.7V, V_{REFP} - V_{REFN} = V_{AVDD})$; internal clock, single-cycle mode (SCYCLE = 1), $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25$ °C under normal conditions, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STATIC PERFORMANCE						
Noise Free Benefities (Notes 2, 2)	NFR	120sps		19	19	
Noise-Free Resolution (Notes 2, 3)	INFN	10sps		20		Bits
Naiss (Natas 2, 2)	\/	120sps		2.1		11//21.10
Noise (Notes 2, 3)	VN	10sps		0.55		μVRMS
Integral Nonlinearity	INL	At 10sps (Note 4)	-10		+10	ppmFSR
Zero Error		After self and system calibration, VREFP - VREFN = 2.5V	-10		+10	ppmFSR
Zero Drift				50		nV/°C
Full-Scale Error		After self and system calibration, VREFP - VREFN = 2.5V (Note 5)	-20		+20	ppmFSR
Full-Scale Error Drift				0.05		ppmFSR/ °C
Dower Cumply Dejection		AVDD DC rejection	70	80		- dB
Power-Supply Rejection		DVDD DC rejection	90	100		T OB
ANALOG INPUTS/REFERENCE IN	IPUTS					
		DC rejection	90	123		
Common-Mode Rejection	CMR	50Hz/60Hz rejection at 120sps	90			dB
		50Hz/60Hz rejection at 1sps to 15sps	144			
Normal-Mode 50Hz Rejection	NMR ₅₀	LINEF = 1, for 1sps to 15sps (Notes 6, 7)	100	144		dB
Normal-Mode 60Hz Rejection	NMR ₆₀	LINEF = 0, for 1sps to 15sps (Notes 6, 7)	100	144		dB
Common-Mode Voltage Range		AIN buffers disabled	VGND		Vavdd	V

20-Bit, Single-Channel, Ultra-Low-Power, Delta-Sigma ADCs with Programmable Gain and GPIO

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{AVDD} = +3.6V, V_{DVDD} = +1.7V, V_{REFP} - V_{REFN} = V_{AVDD}; internal clock, single-cycle mode (SCYCLE = 1), T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C under normal conditions, unless otherwise noted.)$

PARAMETER	SYMBOL	CONE	DITIONS	MIN	TYP	MAX	UNITS	
			Buffers disabled		VGND - 30mV			
Alegalista Innut Valtega		Low input voltage	Buffers enabled		VGND + 100mV		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
Absolute Input Voltage		Lligh input valtage	Buffers disabled		VAVDD + 30mV		V	
		High input voltage	Buffers enabled		VAVDD - 100mV			
DC Input Leakage		Sleep mode			±1		μΑ	
AIN Dynamic Input Current		Buffer disabled			±1.4		μA/V	
And Dynamic input Current		Buffer enabled			±20		nA	
REF Dynamic Input Current		Buffer disabled			±2.1		μΑ/V	
·		Buffer enabled			±30		nA	
AIN Input Capacitance		Buffer disabled			5		pF	
REF Input Capacitance		Buffer disabled			7.5		pF	
AIN Voltage Range		Unipolar	0 -VREF		VREF	V		
Вір		Bipolar				+V _{REF}		
Input Sampling Rate	fs	LINEF = 0			246		kHz	
,		LINEF = 1			204.8			
		Buffers disabled		0		VAVDD		
REF Voltage Range		Buffers enabled		0.1		Vavdd - 0.1	V	
DEE Compling Data		LINEF = 0			246		kHz	
REF Sampling Rate		LINEF = 1			204.8		KI IZ	
LOGIC INPUTS (SCLK, CLK, DIN, C	GPIO1-GPI	O4)						
Input Current		Input leakage current	t		±1		μΑ	
Input Low Voltage	VIL					0.3 x VDVDD	V	
Input High Voltage	VIH			0.7 x VDVDD			٧	
Input Hysteresis	VHYS				200		mV	
		60Hz line frequency			2.4576			
External Clock		55Hz line frequency			2.25275		MHz	
		50Hz line frequency			2.048		1	
LOGIC OUTPUTS (RDY/DOUT, GPI	01–GPI04	.)		•				
Output Low Level	Vol	IOL = 1mA; also teste	ed for VDVDD = 3.6V			0.4	V	
Output High Level	Vон	I _{OH} = 1mA; also teste	ed for V _{DVDD} = 3.6V	0.9 x V _D VDD			V	
Leakage Current		High-impedance state	е		±500		nA	
Output Capacitance		High-impedance state	e		9		pF	

20-Bit, Single-Channel, Ultra-Low-Power, Delta-Sigma ADCs with Programmable Gain and GPIO

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{AVDD} = +3.6V, V_{DVDD} = +1.7V, V_{REFP} - V_{REFN} = V_{AVDD};$ internal clock, single-cycle mode (SCYCLE = 1), $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$ under normal conditions, unless otherwise noted.)


PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
POWER REQUIREMENTS		-					l.
Analog Supply	VAVDD			2.7		3.6	V
Digital Supply	V _D VDD			1.7		3.6	V
Tatal On anating of Original		AV/DD - DV/DD	Buffers disabled		235	300	^
Total Operating Current		AVDD + DVDD	Buffers enabled		255		μΑ
AVDD Sleep Current				,	0.15	2	μΑ
AVDD Operating Courant		Buffers disabled			185	235	
AVDD Operating Current		Buffers enabled			205		μΑ
DVDD Sleep Current					0.25	2	μΑ
DVDD Operating Current					50	65	μΑ
SPI TIMING CHARACTERISTICS							
SCLK Frequency	fsclk					5	MHz
SCLK Clock Period	tCP			200			ns
SCLK Pulse-Width High	tch			80			ns
SCLK Pulse-Width Low	tCL	60% duty cycle at 51	MHz	80			ns
CS Low to 1st SCLK Rise Setup	tcss0			40			ns
CS High to 17th SCLK Setup	tCSS1			40			ns
CS High After 16th SCLK Falling Edge Hold	tCSH1			3			ns
CS Pulse-Width High	tcsw			40			ns
DIN to SCLK Setup	tDS			40			ns
DIN Hold After SCLK	tDH			0			ns
RDY/DOUT Transition Valid After SCLK Fall	tDOT	Output transition timing edge of SCLK	e, data changes on fall-			40	ns
RDY/DOUT Remains Valid After SCLK Fall	tDOH	Output hold time allo	ows for negative edge	3			ns
RDY/DOUT Valid Before SCLK Rise	tDOL	tDOL = tCL - tDOT		40			ns
CS Rise to RDY/DOUT Disable	tDOD	CLOAD = 20pF				25	ns
CS Fall to RDY/DOUT Valid	tDOE		is 1 for minimum spec- pecification for valid 0	0		40	ns
DATA Fetch	tDF	Maximum time after DATA register; t _{CNV} conversion		0		tCNV -	

- Note 2: These specifications are not fully tested and are guaranteed by design and/or characterization.
- Note 3: VAINP = VAINN.
- Note 4: ppmFSR is parts per million of full scale.
- Note 5: Positive full-scale error includes zero-scale errors (unipolar offset error or bipolar zero error) and applies to both unipolar and bipolar input ranges.
- **Note 6:** For data rates (1, 2.5, 5, 10, 15)sps and (0.83, 2.08, 4.17, 8.33, 12.5)sps.
- Note 7: Normal-mode rejection of power line frequencies of 60Hz/50Hz apply only for single-cycle data rates at 15sps/10sps and lower or continuous data rate of 60sps/50sps.

20-Bit, Single-Channel, Ultra-Low-Power, Delta-Sigma ADCs with Programmable Gain and GPIO

Typical Operating Characteristics


 $(V_{AVDD} = 3.6V, V_{DVDD} = 1.8V, V_{REFP} - V_{REFN} = 2.5V;$ internal clock; $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_{A} = +25$ °C.)





20-Bit, Single-Channel, Ultra-Low-Power, Delta-Sigma ADCs with Programmable Gain and GPIO


Typical Operating Characteristics (continued)


 $(V_{AVDD} = 3.6V, V_{DVDD} = 1.8V, V_{REFP} - V_{REFN} = 2.5V;$ internal clock; $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_{A} = +25$ °C.)



















20-Bit, Single-Channel, Ultra-Low-Power, Delta-Sigma ADCs with Programmable Gain and GPIO

Functional Diagram



20-Bit, Single-Channel, Ultra-Low-Power, Delta-Sigma ADCs with Programmable Gain and GPIO

Pin Configuration



Pin Description

PIN	NAME	FUNCTION
1	GPIO1	General-Purpose I/O 1. Register controllable using SPI.
2	GPIO2	General-Purpose I/O 2. Register controllable using SPI.
3	GPIO3	General-Purpose I/O 3. Register controllable using SPI.
4	GND	Ground. Ground reference for analog and digital circuitry.
5	REFP	Differential Reference Positive Input. REFP must be more positive than REFN. Connect REFP to a voltage between AVDD and GND.
6	REFN	Differential Reference Negative Input. REFN must be more negative than REFP. Connect REFN to a voltage between AVDD and GND.
7	AINN	Negative Fully Differential Analog Input
8	AINP	Positive Fully Differential Analog Input
9	AVDD	Analog Supply Voltage. Connect a supply voltage between +2.7V and +3.6V with respect to GND.
10	DVDD	Digital Supply Voltage. Connect a digital supply voltage between +1.7V and +3.6V with respect to GND.
11	CS	Active-Low, Chip-Select Logic Input
12	DIN	Serial-Data Input. Data present at DIN is shifted to the device's internal registers at the rising edge of the serial clock at SCLK, when the device is accessed for an internal register write or for a command operation.
13	RDY/DOUT	Data Ready Output/Serial-Data Output. This output serves a dual function. In addition to the serial-data output function, the RDY/DOUT also indicates that the data is ready when the RDY is logic-low. RDY/DOUT changes on the falling edge of SCLK.
14	SCLK	Serial-Clock Input. Apply an external serial clock to SCLK.
15	CLK	External Clock Signal Input. When external clock mode is selected (EXTCLK = 1), provide a 2.4576MHz or 2.048MHz clock signal at CLK. Other frequencies can be used, but the data rate and digital filter notch frequencies scale accordingly.
16	GPIO4	General-Purpose I/O 4. Register controllable using SPI.

20-Bit, Single-Channel, Ultra-Low-Power, Delta-Sigma ADCs with Programmable Gain and GPIO

Detailed Description

The MAX11206/MAX11207 are ultra-low-power (< 300µA active), high-resolution, low-speed, serial-output ADCs. These ADCs provide the highest resolution per unit power in the industry, and are optimized for applications that require very high dynamic range with low power such as sensors on a 4mA to 20mA industrial control loop. Optional input buffers provide isolation of the signal inputs from the switched capacitor sampling network, allowing the devices to be used with very high impedance sources without compromising available dynamic range. The devices provide a high-accuracy internal oscillator, which requires no external components. When used with the specified data rates, the internal digital filter provides more than 144dB rejection of 50Hz or 60Hz line noise. The devices are highly configurable using the SPI interface and include four GPIOs for external mux control.

Analog Inputs

The devices accept two analog inputs (AINP, AINN) in buffered or unbuffered mode. The input buffer isolates

the inputs from the capacitive load presented by the modulator, allowing for high source-impedance analog transducers. The value of the SIGBUF bit in the CTRL1 register determines whether the input buffer is enabled or disabled. See Table 12.

Input Voltage Range

The modulator input range is programmable for bipolar (-VREF to +VREF) or unipolar (0 to VREF) ranges. The U/B bit in the CTRL1 register configures the MAX11206/MAX11207 for unipolar or bipolar transfer functions. See Table 12.

System Clock

The devices incorporate a highly stable internal oscillator that provides the system clock. The system clock runs the internal state machine and is trimmed to 2.4576MHz or 2.048MHz. The internal oscillator clock is divided down to run the digital and analog timing. The LINEF bit in the CTRL1 register determines the internal oscillator frequency. See Tables 10 and 12. Set LINEF = 0 to select the 2.4576MHz oscillator and LINEF = 1 to select the

Table 1. Continuous Conversion with SCYCLE Bit = 0

RATE[2:0]	DATA RATE* (sps)		BIPOLAR NFR (BITS)	BIPOLAR ENOB	UNIPOLAR NFR (BITS)	UNIPOLAR ENOB	OUTPUT NOISE
	LINEF = 0	LINEF = 1	(5110)	(BITS)	II (BI10)	(BITS)	(µV _{RMS})
100	60	50	20.0	20.0	19.5	20.0	0.74
101	120	100	20.0	20.0	19.0	20.0	1.03
110	240	200	19.5	20.0	18.5	20.0	1.45
111	480	400	19.0	20.0	18.0	20.0	2.21

^{*}LINEF = 0 sets the clock frequency to 2.4576MHz and the input sampling frequency to 245.76kHz. LINEF bit = 1 sets the clock frequency to 2.048MHz and the input sampling frequency to 204.8kHz.

Table 2. Single-Cycle Conversion with SCYCLE Bit = 1

	•						
RATE[2:0]	SINGLE-CYCLE DATA RATE* (sps)		BIPOLAR NFR (BITS)	BIPOLAR ENOB	UNIPOLAR NFR (BITS)	UNIPOLAR ENOB (BITS)	OUTPUT NOISE
	LINEF = 0	LINEF = 1	Mili (Bil 3)	(BITS)	Milit (Bills)	LIVOD (DITO)	(µVRMS)
000	1	0.833	20.0	20.0	20.0	20.0	0.21
001	2.5	2.08	20.0	20.0	20.0	20.0	0.27
010	5	4.17	20.0	20.0	20.0	20.0	0.39
011	10	8.33	20.0	20.0	19.9	20.0	0.55
100	15	12.5	20.0	20.0	19.5	20.0	0.74
101	30	25	20.0	20.0	19.0	20.0	1.03
110	60	50	19.5	20.0	18.5	20.0	1.45
111	120	100	19.0	20.0	18.0	20.0	2.21

^{*}LINEF = 0 sets the clock frequency to 2.4576MHz and the input sampling frequency to 245.76kHz. LINEF bit = 1 sets the clock frequency to 2.048MHz and the input sampling frequency to 204.8kHz.

20-Bit, Single-Channel, Ultra-Low-Power, Delta-Sigma ADCs with Programmable Gain and GPIO

2.048MHz oscillator. The 2.4576MHz oscillator provides maximum 60Hz rejection, and the 2.048MHz oscillator provides maximum 50Hz rejection. See Figures 1 and 2. For optimal simultaneous 50Hz and 60Hz rejection, apply a 2.25275MHz external clock at CLK.

Reference

The devices provide differential inputs REFP and REFN for an external reference voltage. Connect the external reference directly across the REFP and REFN to obtain the differential reference voltage. The common-mode voltage range for VREFP and VREFN is between 0 and VAVDD.

The devices accept reference inputs in buffered or unbuffered mode. The value of the REFBUF bit in the CTRL1 register determines whether the reference buffer is enabled or disabled. See Table 12.

Buffers

The devices include reference and signal input buffers capable of reducing the average input current from $2.1\mu\text{A/V}$ on the reference inputs and from $1.4\mu\text{A/V}$ on the analog inputs to a constant 30nA current on the reference inputs and 20nA current on the analog inputs. The reference and signal input buffers can be selected individually by programming the CTRL1 register bits REFBUF and SIGBUF. When enabled, the reference and input signal buffers require an additional 20 μ A from the AVDD supply pin.

Power-On Reset (POR)

The devices utilize power-on reset (POR) supply-monitoring circuitry on both the digital supply (DVDD) and the analog supply (AVDD). The POR circuitry ensures proper device default conditions after either a digital or analog power sequencing event. The digital POR trigger threshold is approximately 1.2V and has 100mV of hysteresis. The analog POR trigger threshold is approximately 1.25V and has 100mV of hysteresis. Both POR circuits have lowpass filters that prevent high-frequency supply glitches from triggering the POR.

Calibration

The devices provide two sets of calibration registers which offer the user several options for calibrating their system. The calibration register value defaults are all zero, which require a user to either perform a calibration or program the register through the SPI interface to use them. The on-chip calibration registers are enabled or disabled by programming the NOSYSG, NOSYSO, NOSCG, and NOSCO bits in the

CTRL3 register. The default values for these calibration control bits are 1, which disables the use of the internal calibration registers.

The devices power up with the internal calibration registers disabled, and therefore a full-scale input produces a result of 60% of the full-scale digital range. To use the full-scale digital range a calibration must be performed.

The first level of calibration is the self-calibration where the part performs the required connections to zero and full-scale internally. This level of calibration is typically sufficient for $1\mu V$ of offset accuracy and 2ppm of full-scale accuracy. The self-calibration routine does not include the source resistance effects from the signal source driving the input pins, which can change the offset and gain of the system.

A second level of calibration is available where the user can calibrate a system zero scale and system full scale by presenting a zero-scale signal or a full-scale signal to the input pins and initiating a system zero scale or system gain calibration command.

A third level of calibration allows for the user to write to the internal calibration registers through the SPI interface to achieve any digital offset or scaling the user requires with the following restrictions. The range of digital offset correction is $\pm V_{REF}/4$. The range of digital gain correction is from 0.5 to 1.5. The resolution of offset correction is 0.5 LSB.

The calibration operations are controlled with the CAL1 and CALO bits in the command byte. The user requests a self-calibration by setting the CAL1 bit to 0 and CAL0 bit to 1. A self-calibration requires 200ms to complete, and both the SCOC and SCGC registers contain the values that correct the chip output for zero scale and full scale. The user requests a system zero-scale calibration by setting the CAL1 bit to 1 and the CAL0 bit to 0 and presents a system zero-level signal to the input pins. The SOC register contains the values that correct the chip zero scale. The system zero calibration requires 100ms to complete, and the SOC register contains values that correct the chip zero scale. The user requests a system full-scale calibration by setting the CAL1 bit to 1 and the CALO bit to 1 and presents a system full-scale signal level to the input pins. The system full-scale calibration requires 100ms to complete, and the SGC register contains values that correct for the chip full-scale value. See Tables 3a and 3b for an example of a self-calibration sequence and a system calibration sequence.

20-Bit, Single-Channel, Ultra-Low-Power, Delta-Sigma ADCs with Programmable Gain and GPIO

Table 3a. Example of Self-Calibration

			REGISTER					BIT			
STEP	DESCRIPTION	scoc	scgc	soc	SGC	NOSYSG	NOSYSO	NOSCG	NOSCO		
1	Initial power-up	0x000000	0x000000	0x000000	0x000000	1	1	1	1		
2	Enable self-calibration registers	0x000000	0x000000	0x000000	0x000000	1	1	0	0		
3	Self-calibration, DIN = 10010000	0x00007E	0xBFD345	0x000000	0x000000	1	1	0	0		

Table 3b. Example of System Calibration

		REGISTER					BIT			
STEP	DESCRIPTION	scoc	scgc	soc	SGC	NOSYSG	NOSYSO	NOSCG	NOSCO	
1	Initial power-up	0x000000	0x000000	0x000000	0x000000	1	1	1	1	
2	Enable self-calibration registers	0x000000	0x000000	0x000000	0x000000	1	1	0	0	
3	Self-calibration, DIN = 10010000	0x00007E	0xBFD345	0x000000	0x000000	1	1	0	0	
4	Enable system offset register	0x00007E	0xBFD345	0x000000	0x000000	1	0	0	0	
5	System-calibration offset, DIN = 1010000	0x00007E	0xBFD345	0xFFEE1D	0x000000	1	0	0	0	
6	Enable system gain register	0x00007E	0xBFD345	0xFFEE1D	0x000000	0	0	0	0	
7	System-calibration gain, DIN = 1011000	0x00007E	0xBFD345	0xFFEE1D	0x81CB5B	0	0	0	0	

Noise vs. Data Rate

The devices offer software-selectable internal oscillator frequencies as well as software-selectable output data rates. The LINEF bit in the CTRL1 register (Table 12) determines the internal oscillator frequency. The RATE bits in the command byte (Table 8) determine the ADC's output data rate. The devices also offer the option of running in zero latency single-cycle conversion mode (Table 2) or continuous conversion mode (Table 1). Set SCYCLE = 0 in the CTRL1 register (Table 12) to run in continuous conversion mode and SCYCLE = 1 for single-cycle conversion mode.

Single-cycle conversion mode gives an output result with no data latency. The devices output data up to 100sps (2.048MHz internal oscillator) or 120sps (2.4576MHz internal oscillator) with no data latency. In continuous conversion mode, the output data rate is four times the single-cycle conversion mode, for sample rates up to 400sps or 480sps. In continuous conversion mode, the output data requires three additional 24-bit cycles to settle from an input step.

Digital Filter

The devices include a SINC⁴ digital filter that produces spectral nulls at the multiples of the data rate. For all data rates less than 30sps, a spectral null occurs at the

line frequency of 60Hz and is guaranteed to attenuate 60Hz normal-mode components by more than 100dB. Simultaneous 50Hz and 60Hz attenuation can be accomplished by using an external clock with a frequency of 2.25275MHz. This guarantees a minimum of 80dB rejection at 50Hz and 85dB rejection at 60Hz. The SINC⁴ filter has a -3dB frequency equal to 24% of the data rate. See Figures 1 and 2.

GPIOs

The devices provide four GPIO ports. When set as outputs, these digital I/Os can be used to drive the digital inputs to a multiplexer or multichannel switch. Figure 3 details an example where four single-ended signals are multiplexed in a break-before-make switching sequence, using the MAX313, a quad SPST analog switch.

The devices' GPIO ports are configurable through the CTRL2 register. See Table 13. To select AIN1, write the command to CTRL2 according to Table 4a. This selects all GPIOs as outputs, as well as setting all logic signals to 0 except the selected channel AIN1.

To select channel AIN3 next, it is a good idea to set all switches to a high-impedance state first (see Table 4b).

Then select channel AIN3 by driving IN3 high (see Table 4c).

20-Bit, Single-Channel, Ultra-Low-Power, Delta-Sigma ADCs with Programmable Gain and GPIO




Figure 1. Normal-Mode Frequency Response (2.4576MHz Oscillator, LINEF = 0)




Figure 2. Normal-Mode Frequency Response (2.048MHz Oscillator, LINEF = 1)

Table 4a. Data Command to Select Channel AIN1 in Figure 3

BIT	B7	В6	B5	B4	В3	B2	B1	В0
BIT NAME	DIR4	DIR3	DIR2	DIR1	DIO4	DIO3	DIO2	DIO1
VALUE	1	1	1	1	0	0	0	1

Table 4b. Set All Channels High Impedance in Figure 3

BIT	B7	В6	B5	B4	В3	B2	B1	В0
BIT NAME	DIR4	DIR3	DIR2	DIR1	DIO4	DIO3	DIO2	DIO1
VALUE	1	1	1	1	0	0	0	0

20-Bit, Single-Channel, Ultra-Low-Power, Delta-Sigma ADCs with Programmable Gain and GPIO




Figure 3. MAX11206 GPIOs Drive an External 4-Channel Switch (MAX313)

It is not always necessary to transition to a high-impedance state between channel selections, but depends on the source analog signals as well as the control structure of the multiplexed switches.

Digital Programmable Gain (MAX11206)

The MAX11206 offers programmable gain settings that can be digitally set to 1, 2, 4, 8, 16, 32, 64, or 128. The DGAIN_ bits in the CTRL3 register (see Table 14) configure the digital gain setting and control the input referred gain. The MAX11206's input range is 0V to VREF/gain (unipolar) or ±VREF/gain (bipolar). The MAX11206 always outputs 20 bits of data. But as this is a digital programmable gain, the noise floor remains constant, depending on the output rate setting. At an output rate of 10sps, as shown in Figure 4, the noise floor is such that all gain settings from 1 to 64 provide 20 bits of noise-free resolution. A gain setting of 128 at 10sps means the LSB is below the noise floor. The MAX11206 digital gain is beneficial for low-voltage applications that only require a small portion of the 0V to VREF or ±VREF ranges.

Table 4c. Data Command to Select Channel AIN3 in Figure 3

BIT	B7	В6	B5	B4	В3	B2	B1	В0
BIT NAME	DIR4	DIR3	DIR2	DIR1	DIO4	DIO3	DIO2	DIO1
VALUE	1	1	1	1	0	1	0	0




Figure 4. MAX11206 Digital Programmable Gain Example (10sps Output Rate)

20-Bit, Single-Channel, Ultra-Low-Power, Delta-Sigma ADCs with Programmable Gain and GPIO

Serial-Digital Interface

The MAX11206/MAX11207 interface is fully compatible with SPI-, QSPI-, and MICROWIRE-standard serial interfaces. The SPI interface provides access to nine on-chip registers that are 8 or 24 bits wide.

Drive $\overline{\text{CS}}$ low to transfer data in and out of the devices. Clock in data at DIN on the rising edge of SCLK. The $\overline{\text{RDY}}/\text{DOUT}$ output serves two functions: conversion status and data read. To find the conversion status, assert $\overline{\text{CS}}$ low and read the $\overline{\text{RDY}}/\text{DOUT}$ output; the conversion

is in progress if the RDY/DOUT output reads logic-high and the conversion is complete if the RDY/DOUT output reads logic-low. Data at RDY/DOUT changes on the falling edge of SCLK and is valid on the rising edge of SCLK. DIN and DOUT are transferred MSB first. Drive CS high to force DOUT high impedance and cause the devices to ignore any signals on SCLK and DIN. Figures 5, 6, and 7 show the SPI timing diagrams.




Figure 5. SPI Command Byte




Figure 6. SPI Register Access Write

20-Bit, Single-Channel, Ultra-Low-Power, Delta-Sigma ADCs with Programmable Gain and GPIO




Figure 7. SPI Register Access Read

Command Byte

Communication between the user and the device is conducted through SPI using a command byte. The command byte consists of two modes differentiated as command modes and data modes. Command modes and data modes are further differentiated by decoding the remaining bits in the command byte. The mode selected is determined by the MODE bit. If the MODE bit is 0, then the user is requesting either a conversion, calibration, or power-down; see Table 5. If the MODE bit is 1, then the user is selecting a data command and can either read from or write to a register; see Table 6.

The Status register (STAT1) is a read-only register and provides general chip operational status to the user. If the user attempts to calibrate the system and overranges the internal signal scaling, then a gain overrange condition is flagged with the SYSOR bit. The last data rate programmed for the ADC is available in the RATE bits. If the input signal has exceeded positive or negative full scale, this condition is flagged with the OR and UR bits. If the modulator is busy converting, then the MSTAT bit is set. If a conversion result is ready for readout, the RDY bit is set; see Table 11.

The Control 1 register (CTRL1) is a read/write register, and the bits determine the internal oscillator frequency, unipolar or bipolar input range, selection of an internal or external clock, enabling or disabling the reference and input signal buffers, the output data format (offset binary

or two's complement), and single-cycle or continuous conversion mode. See Table 12.

The Control 2 register (CTRL2) is a read/write register, and the bits configure the GPIOs as inputs or outputs and their values. See Table 13.

The Control 3 register (CTRL3) is a read/write register, and the bits determine the MAX11206 programmable gain setting and the calibration register settings for both the MAX11206 and MAX11207. See Table 14.

The Data register (DATA) is a read-only register. Data is output from RDY/DOUT on the next 24 SCLK cycles once $\overline{\text{CS}}$ is forced low. The data bits transition on the falling edge of SCLK. Data is output MSB first, and is offset binary or two's complement, depending on the setting of the FORMAT bit in the CTRL1 register. See Table 15.

The System Offset Calibration register (SOC) is a read/write register, and the bits contain the digital value that corrects the data for system zero scale. See Table 17.

The System Gain Calibration register (SGC) is a read/write register, and the bits contain the digital value that corrects the data for system full scale. See Table 18.

The Self-Cal Offset Calibration register (SCOC) is a read/write register, and the bits contain the value that corrects the data for chip zero scale. See Table 19.

The Self-Cal Gain Calibration register (SCGC) is a read/write register, and the bits contain the value that corrects the data for chip full scale. See Table 20.

Table 5. Command Byte (MODE = 0)

BIT	B7	В6	B5	B4	В3	B2	B1	В0
BIT NAME	START = 1	MODE = 0	CAL1	CAL0	IMPD	RATE2	RATE1	RATE0

Table 6. Command Byte (MODE = 1)

BIT	B7	В6	B5	B4	В3	B2	B1	В0
BIT NAME	START = 1	MODE = 1	0	RS3	RS2	RS1	RS0	W/R

Note: The START bit is used to synchronize the data from the host device. The START bit is always 1.

20-Bit, Single-Channel, Ultra-Low-Power, Delta-Sigma ADCs with Programmable Gain and GPIO

Table 7. Operating Mode (MODE Bit)

MODE BIT SETTING	OPERATING MODE
0	The command byte initiates a conversion or an immediate power-down. See Tables 5 and 8.
1	The device interprets the command byte as a register access byte, which is decoded as per Tables 6 and 9.

Table 8. Command Byte (MODE = 0, LINEF = 0)

COMMAND	START	MODE	CAL1	CAL0	IMPD	RATE2	RATE1	RATE0
Self-calibration cycle	1	0	0	1	0	0	0	0
System offset calibration cycle	1	0	1	0	0	0	0	0
System gain calibration	1	0	1	1	0	0	0	0
Immediate power-down	1	0	0	0	1	0	0	0
Convert 1sps	1	0	0	0	0	0	0	0
Convert 2.5sps	1	0	0	0	0	0	0	1
Convert 5sps	1	0	0	0	0	0	1	0
Convert 10sps	1	0	0	0	0	0	1	1
Convert 15sps	1	0	0	0	0	1	0	0
Convert 30sps	1	0	0	0	0	1	0	1
Convert 60sps	1	0	0	0	0	1	1	0
Convert 120sps	1	0	0	0	0	1	1	1

Table 9. Register Selection (MODE = 1)

RS3	RS2	RS1	RS0	REGISTER ACCESS	POWER-ON RESET STATUS	REGISTER SIZE (BITS)
0	0	0	0	STAT1	0x00	8
0	0	0	1	CTRL1	0x02	8
0	0	1	0	CTRL2	0x0F	8
0	0	1	1	CTRL3	0x1E	8
0	1	0	0	DATA	0x000000	24
0	1	0	1	SOC	0x000000	24
0	1	1	0	SGC	0x000000	24
0	1	1	1	SCOC	0x000000	24
1	0	0	0	SCGC	0x000000	24

20-Bit, Single-Channel, Ultra-Low-Power, Delta-Sigma ADCs with Programmable Gain and GPIO

Table 10. Register Address Map

REGISTER NAME	R/W	ADDRESS SEL (RS[3:0])	B7	В6	B5	B4	В3	B2	B1	В0			
STAT1	R	0x0	SYSOR	RATE2	RATE1	RATE0	OR	UR	MSTAT	RDY			
CTRL1	R/W	0x1	LINEF	SYSOR RATE2 RATE1 RATE0 OR UR MSTAT RDY LINEF U/B EXTCLK REFBUF SIGBUF FORMAT SCYCLE RESERY DIR4 DIR3 DIR2 DIR1 DIO4 DIO3 DIO2 DIO3 DGAIN2* DGAIN1* DGAIN0* NOSYSG NOSYSO NOSCG NOSCO RESERY D[19:16] D[15:8] D[7:0] B[23:16] B[7:0] B[23:16] B[23:16]									
CTRL2	R/W	0x2	DIR4	DIR4 DIR3 DIR2 DIR1 DIO4 DIO3 DIO2 DIC									
CTRL3	R/W	0x3	DGAIN2*	DGAIN1*	DGAIN0*	NOSYSG	NOSYSO	NOSCG	NOSCO	RESERVED			
						D[19	9:16]						
DATA	R	0x4				D[1	5:8]						
						D[7	7:0]						
						B[23	3:16]						
SOC	R/\overline{W}	0x5		B[15:8]									
						B[7	' :0]						
						B[23	3:16]						
SGC	R/\overline{W}	0x6				B[1	5:8]						
						B[7	7:0]						
						B[23	3:16]						
SCOC	R/\overline{W}	0x7		B[15:8]									
			B[7:0]										
			B[23:16]										
SCGC	R/\overline{W}	0x8		B[15:8]									
						B[7	' :0]						

^{*}These DGAIN_ bits set the digital gain for the MAX11206. These bits are don't-care bits for the MAX11207.

20-Bit, Single-Channel, Ultra-Low-Power, Delta-Sigma ADCs with Programmable Gain and GPIO

STAT1: Status Register

Table 11. STAT1 Register (Read Only)

BIT	В7	В6	B5	B4	В3	B2	B1	В0
BIT NAME	SYSOR	RATE2	RATE1	RATE0	OR	UR	MSTAT	RDY
DEFAULT	0	0	0	0	0	0	0	0

SYSOR: The system gain overrange bit, when set to 1, indicates that a system gain calibration was over range. The SCGC calibration coefficient is maximum value of 1.9999999. This bit, when set to 1, indicates that the full-scale value out of the converter is likely not available.

RATE[2:0]: The data rate bits indicate the conversion rate that corresponds to the result in the DATA register or the rate that was used for calibration coefficient calculation. If the previous conversions were done at a different rate, the RATE[2:0] bits indicate a rate different than the rate of the conversion in progress.

OR: The overrange bit, OR, is set to 1 to indicate the conversion result has exceeded the maximum value of the converter and that the result has been clipped or limited to the maximum value. The OR bit is set to 0 to indicate the conversion result is within the full-scale range of the device.

UR: The underrange bit, UR, is set to 1 to indicate the conversion result has exceeded the minimum value of the converter and that the result has been clipped or limited to the minimum value. The UR bit is set to 0 to indicate the conversion result is within the full-scale range of the device.

MSTAT: The measurement status bit, MSTAT is set to 1 when a signal measurement is in progress. When MSTAT = 1, a conversion, self-calibration, or system calibration is in progress and indicates that the modulator is busy. When the modulator is not converting, the MSTAT bit is set to 0.

RDY: The RDY ready bit is set to 1 to indicate that a conversion result is available. Reading the DATA register resets the RDY bit to 0 only after another conversion has been initiated. If the DATA has not been read before another conversion is initiated, the RDY bit remains 1; if the DATA is read before another conversion is initiated, the RDY bit resets to 0. If the DATA for the previous conversion is read during a following conversion, the RDY bit is reset immediately after the DATA read operation has completed.

20-Bit, Single-Channel, Ultra-Low-Power, Delta-Sigma ADCs with Programmable Gain and GPIO

CTRL1: Control 1 Register

The byte-wide CTRL1 register is a bidirectional read/write register. The byte written to the CTRL1 register indicates if the part converts continuously or single cycle, if an external or internal clock is used, if the reference and signal buffers are activated, the format of the data when in bipolar mode, and if the analog signal input range is unipolar or bipolar.

Table 12. CTRL1 Register (Read/Write)

BIT	B7	В6	B5	B4	В3	B2	B1	В0
BIT NAME	LINEF	U/B	EXTCLK	REFBUF	SIGBUF	FORMAT	SCYCLE	UNUSED
DEFAULT	0	0	0	0	0	0	1	0

LINEF: Use the line frequency bit, LINEF, to select if the data rate is centered for 50Hz power mains or 60Hz power mains. To select data rates for 50Hz power mains, write 1 to LINEF and to select data rates for 60Hz power mains, write 0 to LINEF.

 $\overline{U/B}$: The unipolar/bipolar bit, $\overline{U/B}$, selects if the input range is unipolar or bipolar. A 1 in this bit location selects a unipolar input range and a 0 selects a bipolar input range.

EXTCLK: The external clock bit, EXTCLK, controls the selection of the system clock. A 1 enables an external clock as system clock, whereas as a 0 enables the internal clock.

REFBUF: The reference buffer bit, REFBUF, enables/disables the reference buffers. A 1 enables the reference buffers. A 0 powers down the reference buffers and the reference inputs bypass the reference buffers when driving the ADC.

SIGBUF: The signal buffer, SIGBUF, enables/disables the signal buffers. A 1 enables the signal buffer. A 0 powers down the signal buffers and the analog signal inputs bypass the signal buffers when driving the ADC.

FORMAT: The format bit, FORMAT, controls the digital format of the data. Unipolar data is always in offset binary format. The bipolar format is two's complement if the FORMAT bit is set to 0 or offset binary if the FORMAT bit is set to 1.

SCYCLE: The single-cycle bit, SCYCLE, determines if the device runs in "no-latency" single-conversion mode (SCYCLE = 1) or if the device runs in "latent" continuous-conversion mode (SCYCLE = 0). When in single-cycle conversion mode, the device completes one no-latency conversion and then powers down into a leakage-only state. When in continuous-conversion mode, the part is continuously converting and the first three data from the part are incorrect due to the SINC4 filter latency.

Important Note: When operating in continuous-conversion mode (SCYCLE = 0), it is recommended to keep $\overline{\text{CS}}$ low to properly detect the end of conversion. The end of conversion is signaled by $\overline{\text{RDY}}/\text{DOUT}$ changing from 0 to 1. The transition of $\overline{\text{RDY}}/\text{DOUT}$ from 0 to 1 must be used to synchronize the DATA register read back. If the $\overline{\text{RDY}}/\text{DOUT}$ output is not used to synchronize the DATA read back, a timing hazard exists where the DATA register is updated internally after a conversion has completed simultaneously with the DATA register being read out, causing an incorrect read of DATA.

20-Bit, Single-Channel, Ultra-Low-Power, Delta-Sigma ADCs with Programmable Gain and GPIO

CTRL2: Control 2 Register

The byte-wide CTRL2 register is a bidirectional read/write register. The byte written to the CTRL2 register controls the direction and values of the digital I/O ports.

Table 13. CTRL2 Register (Read/Write)

BIT	B7	В6	B5	B4	В3	B2	B1	В0
BIT NAME	DIR4	DIR3	DIR2	DIR1	DIO4	DIO3	DIO2	DIO1
DEFAULT	0	0	0	0	1	1	1	1

DIR[4:1]: The direction bits configure the direction of the DIO bit. When a DIR bit is set to 0, the associated DIO bit is configured as an input and the value returned by a read of the DIO bit is the value being driven on the associated GPIO. When a DIR bit is set to 1, the associated DIO bit is configured as an output and the GPIO port is driven to a logic value of the associated DIO bit.

DIO[4:1]: The data input/output bits are bits associated with the GPIO ports. When a DIO is configured as an input, the value read from the DIO bit is the logic value being driven at the GPIO port. When the direction is configured as an output, the GPIO port is driven to a logic value associated with the DIO bit.

CTRL3: Control 3 Register

The byte-wide CTRL3 register is a bidirectional read/write register. The CTRL3 register controls the operation and

Table 14. CTRL3 Register (Read/Write)

BIT	B7	В6	B5	B4	В3	B2	B1	В0
BIT NAME	DGAIN2*	DGAIN1*	DGAIN0*	NOSYSG	NOSYSO	NOSCG	NOSCO	RESERVED
DEFAULT	0	0	0	1	1	1	1	0

^{*}These DGAIN_ bits are don't-care bits for the MAX11207.

calibration of the device.

DGAIN[2:0] (MAX11206 only): The digital gain bits control the input referred gain. With a gain of 1, the input range is 0 to VREF (unipolar) or ±VREF (bipolar). As the gain in increased by 2x, the input range is reduced to 0 to VREF/gain or ±VREF/gain. Digital gain is applied to the final offset and gain-calibrated digital data. The DGAIN[2:0] bits decode to digital gains as follows:

NOSYSG: The no-system gain bit, NOSYSG, controls the system gain calibration coefficient. A 1 in this bit location disables the use of the system gain value when computing the final offset and gain corrected data value. A 0 in this location enables the use of the system gain value when computing the final offset and gain corrected data value.

NOSYSO: The no system offset bit, NOSYSO, controls the system offset calibration coefficient. A 1 in this location disables the use of the system offset value when computing the final offset and gain corrected data value. A 0 in this location enables the use of the system offset value when computing the final offset and gain corrected data value.

NOSCG: The no self-calibration gain bit, NOSCG, controls the self-calibration gain calibration coefficient. A 1 in this location disables the use of the self-calibration gain value when computing the final offset and gain corrected data value. A 0 in this location enables the use of the self-calibration gain value when computing the final offset and gain corrected data value.

NOSCO: The no self-calibration offset bit, NOSCO, controls the use of the self-calibration offset calibration coefficient. A 1 in this location disables the use of the self-calibration offset value when computing the final offset and gain corrected data value. A 0 in this location enables the use of the self-calibration offset value when computing the final offset and gain corrected data value.

20-Bit, Single-Channel, Ultra-Low-Power, Delta-Sigma ADCs with Programmable Gain and GPIO

DATA: Data Register

The data register is a 24-bit read-only register. Any attempt to write data to the data register has no effect. The data read from this register is clocked out MSB first. The data register holds the conversion result. D19 is the MSB, and D0 is the LSB. The result is stored in a format according to the FORMAT bit in the CTRL1 register.

The data format while in unipolar mode is always straight binary. In straight binary format, the most negative value is $0x00000 (V_{AINP} - V_{AINN} = 0V)$, the midscale value is $0x80000 (V_{AINP} - V_{AINN} = V_{REF}/2)$, and the most positive value is $0xFFFFFF (V_{AINP} - V_{AINN} = V_{REF})$.

In bipolar mode, if the FORMAT bit = 1, then the data format is offset binary. If the FORMAT bit = 0, then the data format is two's complement. In two's complement the negative full-scale value is $0x80000 (V_{AINP} - V_{AINN} = -V_{REF})$, the midscale is $0x00000 (V_{AINP} - V_{AINN} = 0V)$, and the positive full scale is $0x7FFFF (V_{AINP} - V_{AINN} = V_{REF})$. Any input exceeding the available input range is limited to the minimum or maximum data value.

Table 15. DATA Register (Read Only)

BIT	D19	D18	D17	D16	D15	D14	D13	D12
DEFAULT	0	0	0	0	0	0	0	0

BIT	D11	D10	D9	D8	D7	D6	D5	D4
DEFAULT	0	0	0	0	0	0	0	0

BIT	D3	D2	D1	D0	0	0	0	0
DEFAULT	0	0	0	0	0	0	0	0

Table 16a. Output Data Format for the Unipolar Input Range

INPUT VOLTAGE	DIGITAL OUTPUT CODE FOR UNIPOLAR RANGE			
VAINP - VAINN	STRAIGHT BINARY FORMAT			
≥ VREF	0xFFFFF			
$V_{REF} \times \left(1 - \frac{1}{2^{20} - 1}\right)$	0xFFFFE			
V _{REF} 2 ²⁰ – 1	0x00001			
0	0x00000			

20-Bit, Single-Channel, Ultra-Low-Power, Delta-Sigma ADCs with Programmable Gain and GPIO

Table 16b. Output Data Formats for the Bipolar Input Range

INPUT VOLTAGE	DIGITAL OUTPUT COD	E FOR BIPOLAR RANGES
VAINP - VAINN	OFFSET BINARY FORMAT	TWO'S COMPLEMENT FORMAT
≥ VREF	0xFFFFF	0x7FFFF
$V_{REF} \times \left(1 - \frac{1}{2^{19} - 1}\right)$	0xFFFFE	0x7FFFE
V _{REF} 2 ¹⁹ – 1	0x80001	0x00001
0	0x80000	0x00000
-V _{REF} 2 ¹⁹ – 1	0x7FFFF	0xFFFFF
$-V_{REF} \times \left(1 - \frac{1}{2^{19} - 1}\right)$	0x00001	0x80001
≤ -VREF	0x00000	0x80000

SOC: System Offset Calibration Register

The system offset calibration register is a 24-bit read/write register. The data written/read to/from this register is clocked in/out MSB (most significant bit) first. This register holds the system offset calibration value. The format is always in two's complement binary format. A write to the system-calibration register is allowed. The value written remains valid until it is either rewritten or until an on-demand system-calibration operation is performed, which overwrites the user-supplied value.

The system offset calibration value is subtracted from each conversion result provided the NOSYSO bit in the CTRL3 register is set to 0. The system offset calibration value is subtracted from the conversion result after self-calibration but before system gain correction. The system offset calibration value is also applied prior to the 1x or 2x scale factor associated with bipolar and unipolar modes.

Table 17. SOC Register (Read/Write)

BIT	B23	B22	B21	B20	B19	B18	B17	B16
DEFAULT	0	0	0	0	0	0	0	0
BIT	B15	B14	B13	B12	B11	B10	B9	B8
DEFAULT	0	0	0	0	0	0	0	0
								•
BIT	B7	В6	B5	B4	В3	B2	B1	В0
DEFAULT	0	0	0	0	0	0	0	0

20-Bit, Single-Channel, Ultra-Low-Power, Delta-Sigma ADCs with Programmable Gain and GPIO

SGC: System Gain Calibration Register

The system gain calibration register is a 24-bit read/write register. The data written/read to/from this register is clocked in/out MSB first. This register holds the system gain calibration value. The format is always in two's complement binary format. A write to the system-calibration register is allowed. The written value remains valid until it is either rewritten or until an on-demand system-calibration operation is performed, which overwrites the user-supplied value.

The system gain calibration value is used to scale the offset corrected conversion result, provided the NOSYSG bit in the CTRL3 register is set to 0. The system gain calibration value scales the offset-corrected result by up to 2x or corrects a gain error of approximately -50%. The amount of positive gain error that can be corrected is determined by modulator overload characteristics, which can be as much as +25%. The gain is corrected to within 2 LSB.

Table 18. SGC Register (Read/Write)

		•						
BIT	B23	B22	B21	B20	B19	B18	B17	B16
DEFAULT	0	0	0	0	0	0	0	0
BIT	B15	B14	B13	B12	B11	B10	В9	B8
DEFAULT	0	0	0	0	0	0	0	0
							•	
BIT	B7	В6	B5	B4	В3	B2	B1	В0
DEFAULT	0	0	0	0	0	0	0	0

SCOC: Self-Calibration Offset Register

The self-calibration offset register is a 24-bit read/write register. The data written/read to/from this register is clocked in/out MSB first. This register holds the self-calibration offset value. The format is always in two's complement binary format. A write to the self-calibration offset register is allowed. The written value remains valid until it is either rewritten or until an on-demand self-calibration operation is performed, which overwrites the user-supplied value.

The self-calibration offset value is subtracted from each conversion result provided the NOSCO bit in the CTRL3 register is set to 0. The self-calibration offset value is subtracted from the conversion result before the self-calibration gain correction and before the system offset and gain correction. The self-calibration offset value is also applied prior to the 2x scale factor associated with unipolar mode.

Table 19. SCOC Register (Read/Write)

BIT	B23	B22	B21	B20	B19	B18	B17	B16
DEFAULT	0	0	0	0	0	0	0	0
	,		,					
BIT	B15	B14	B13	B12	B11	B10	В9	B8
DEFAULT	0	0	0	0	0	0	0	0
BIT	B7	B6	B5	B4	В3	B2	B1	В0
DEFAULT	0	0	0	0	0	0	0	0

20-Bit, Single-Channel, Ultra-Low-Power, Delta-Sigma ADCs with Programmable Gain and GPIO

SCGC: Self-Calibration Gain Register

The self-calibration gain register is a 24-bit read/write register. The data written/read to/from this register is clocked in/out MSB first. This register holds the self-calibration gain calibration value. The format is always in two's complement binary format. A write to the self-calibration register is allowed. The written value remains valid until it is either rewritten or until an on-demand self-calibration operation is performed, which overwrites the user-supplied value. Any attempt to write to this register during an active calibration operation is ignored.

The self-calibration gain value is used to scale the self-calibration offset corrected conversion result before the system offset and gain calibration values have been applied, provided the NOSCG bit in the CTRL3 register is set to 0. The self-calibration gain value scales the self-calibration offset corrected conversion result by up to 2x or can correct a gain error of approximately -50%. The gain is corrected to within 2 LSB.

Table 20. SCGC Register (Read/Write)

, a. o . log.ou). (
B23	B22	B21	B20	B19	B18	B17	B16
0	0	0	0	0	0	0	0
B15	B14	B13	B12	B11	B10	В9	B8
0	0	0	0	0	0	0	0
B7	В6	B5	B4	В3	B2	B1	В0
0	0	0	0	0	0	0	0
	B23 0 B15 0	B23 B22 0 0 B15 B14 0 0 B7 B6	0 0 0 0 0 B15 B14 B13 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	B23 B22 B21 B20 0 0 0 0 B15 B14 B13 B12 0 0 0 0 B7 B6 B5 B4	B23 B22 B21 B20 B19 0 0 0 0 0 B15 B14 B13 B12 B11 0 0 0 0 0 B7 B6 B5 B4 B3	B23 B22 B21 B20 B19 B18 0 0 0 0 0 0 B15 B14 B13 B12 B11 B10 0 0 0 0 0 0 B7 B6 B5 B4 B3 B2	B23 B22 B21 B20 B19 B18 B17 0 0 0 0 0 0 0 B15 B14 B13 B12 B11 B10 B9 0 0 0 0 0 0 0 B7 B6 B5 B4 B3 B2 B1

Table 21. Data Rates for All Combinations of RATE[2:0] (LINEF = 0)

RATE[2:0]	SINGLE-CYCLE DATA RATE (sps)	CONTINUOUS DATA RATE (sps)
000	1	_
001	2.5	_
010	5	_
011	10	_
100	15	60
101	30	120
110	60	240
111	120	480

Table 22. Data Rates for All Combinations of RATE[2:0] (LINEF = 1)

RATE[2:0]	SINGLE-CYCLE DATA RATE (sps)	CONTINUOUS DATA RATE (sps)
000	0.833	_
001	2.08	
010	4.17	_
011	8.33	_
100	12.5	50
101	25	100
110	50	200
111	100	400

20-Bit, Single-Channel, Ultra-Low-Power, Delta-Sigma ADCs with Programmable Gain and GPIO




Figure 8. RTD Temperature Measurement Circuit




Figure 9. Resistive Bridge Measurement Circuit

_Applications Information

See Figure 8 for the RTD temperature measurement circuit and Figure 9 for a resistive bridge measurement circuit.

Adding more active circuitry to the analog input signal path is not always the best solution to a small-signal problem. Sometimes, increasing the dynamic range of an active device can lead to a simpler solution that also helps power consumption and linearity.

Often, circuit designers immediately look for an external op amp or programmable gain amplifier (PGA) when confronted with coupling low-amplitude signals to sampled digital systems. In many cases, choosing an ADC with more dynamic range and better low-noise performance yields a solution that works better, simpler, and with less power.

One such example is measurements from a strain gauge in a Wheatstone bridge configuration. Assuming a differential output signal from the bridge in Figure 10, the bridge's output voltage varies from 5mV to 105mV, while the noise of the bridge itself limits the sensitivity to approximately 1µV. This gives approximately 100,000 discrete levels that are available for quantization, a feat accomplished quite well with any ADC having 17 bits or more of usable resolution. However, as it is not likely that a 21-bit ADC will have an input range of 105mV, a gain stage is needed to boost the signal to span the input range of the ADC (typically between 3V and 5V).

This solution requires finding an amplifier and associated passives that meet the overall system noise and linearity needs. Also, the power consumed in the gain stage may equal or surpass that of the ADC itself, a fact that is significant in systems where power consumption is severely constrained, such as portable sensors or 4–20mA loops.

The low-noise floor of the MAX11206 family of 16-/18-/20-bit devices gives the designer the ability to use simple binary shifting (digital gain) of the data word to align the sample range with the available code space. Digital gain is internally available in the MAX11206.

20-Bit, Single-Channel, Ultra-Low-Power, Delta-Sigma ADCs with Programmable Gain and GPIO




Figure 10. The MAX11206 ADC Eliminates an External Gain Stage

Chip Information

PROCESS: BICMOS

Package Information

For the latest package outline information and land patterns, go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
16 QSOP	E16+4	21-0055	90-0167

20-Bit, Single-Channel, Ultra-Low-Power, Delta-Sigma ADCs with Programmable Gain and GPIO

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	8/10	Initial release	_
1	10/12	Updated the Serial-Digital Interface section	14



Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.