JUNE 2007 REV. 1.0.2

### **GENERAL DESCRIPTION**

The XRT83SL38 is a fully integrated Octal (eight channel) short-haul line interface unit for T1 (1.544Mbps)  $100\Omega$ , E1 (2.048Mbps)  $75\Omega$  or  $120\Omega$ , or J1  $110\Omega$  applications.

In T1 applications, the XRT83SL38 can generate five transmit pulse shapes to meet the short-haul Digital Cross-Connect (DSX-1) template requirements. It also provides programmable transmit generators for each channel that can be used for performance output pulse shaping allowing improvement over a wide variety of conditions (The arbitrary pulse generators are available in both T1 and E1 modes).

The XRT83SL38 provides both a parallel **Host** microprocessor interface as well as a **Hardware** mode for programming and control.

Both the B8ZS and HDB3 encoding and decoding functions are selectable as well as AMI. An on-chip crystal-less jitter attenuator with a 32 or 64 bit FIFO can be placed either in the receive or the transmit path with loop bandwidths of less than 3Hz. The


XRT83SL38 provides a variety of loop-back and diagnostic features as well as transmit driver short circuit detection and receive loss of signal monitoring. It supports internal impedance matching for  $75\Omega,\,100\Omega,\,110\Omega$  and  $120\Omega$  for both transmitter and receiver. In the absence of the power supply, the transmit outputs and receive inputs are tri-stated allowing for redundancy applications. The chip includes an integrated programmable clock multiplier that can synthesize T1 or E1 master clocks from a variety of external clock sources.

#### **APPLICATIONS**

- T1 Digital Cross-Connects (DSX-1)
- ISDN Primary Rate Interface
- CSU/DSU E1/T1/J1 Interface
- T1/E1/J1 LAN/WAN Routers
- Public switching Systems and PBX Interfaces
- T1/E1/J1 Multiplexer and Channel Banks


### Features (See Page 2)

FIGURE 1. BLOCK DIAGRAM OF THE XRT83SL38 T1/E1/J1 LIU (HOST MODE)



RFV 102

FIGURE 2. BLOCK DIAGRAM OF THE XRT83SL38 T1/E1/J1 LIU (HARDWARE MODE)



#### **FEATURES**

- Fully integrated eight channel short-haul transceivers for E1,T1 or J1 applications
- Programable Transmit Pulse Shaper for E1,T1 or J1 short-haul interfaces
- Five fixed transmit pulse settings for T1 short-haul applications plus a fully programmable waveform generator for transmit output pulse shaping available for both T1 and E1 modes
- Selectable receiver sensitivity from 0 to 36dB cable loss
- Receive monitor mode handles 0 to 29dB resistive attenuation along with 0 to 6dB of cable attenuation for E1 and 0 to 3dB of cable attenuation for T1 modes
- Supports 75 $\Omega$  and 120 $\Omega$  (E1), 100 $\Omega$  (T1) and 110 $\Omega$  (J1) applications
- Internal and/or external impedance matching for 75 $\Omega$ , 100 $\Omega$ , 110 $\Omega$  and 120 $\Omega$
- Tri-State transmit output and receive input capability for redundancy applications
- Provides High Impedance for Tx and Rx during power off
- Transmit return loss meets or exceeds ETSI 300-166 standard
- On-chip digital clock recovery circuit for high input jitter tolerance
- Crystal-less digital jitter attenuator with 32-bit or 64-bit FIFO selectable either in transmit or receive path
- On-chip frequency multiplier generates T1 or E1 Master clocks from variety of external clock sources
- High receiver interference immunity
- On-chip transmit short-circuit protection and limiting, and driver fail monitor output (DMO)
- Receive loss of signal (RLOS) output
- On-chip HDB3/B8ZS/AMI encoder/decoder functions
- QRSS pattern generator and detection for testing and monitoring



- Error and Bipolar Violation Insertion and Detection
- Receiver Line Attenuation Indication Output in 1dB steps
- Network Loop-Code Detection for automatic Loop-Back Activation/Deactivation
- Transmit All Ones (TAOS) and In-Band Network Loop Up and Down code generators
- Supports Local Analog, Remote, Digital and Dual Loop-Back Modes
- Meets or exceeds T1 and E1 short-haul network access specifications in ITU G.703, G.775, G.736 and G.823; TR-TSY-000499; ANSI T1.403 and T1.408; ETSI 300-166 and AT&T Pub 62411
- Supports both Hardware and Host (parallel Microprocessor) interface for programming
- Programmable Interrupt
- Low power dissipation
- Logic inputs accept either 3.3V or 5V levels
- Single 3.3V Supply Operation
- 225 ball BGA package
- -40°C to +85°C Temperature Range

### ORDERING INFORMATION

| PART NUMBER | PACKAGE      | OPERATING TEMPERATURE RANGE |
|-------------|--------------|-----------------------------|
| XRT83SL38IB | 225 Ball BGA | -40°C to +85°C              |



RTIP\_4

NC2

RRING

## OCTAL T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

REV. 1.0.2 RRING\_3 RRING\_7 RRING\_6 RVDD\_7 RTIP\_3 GAUGE NC12 NC3 NC4 NC11 NC9 RTIP 18 BIAS BIAS RGND\_ RGND RGND RGND JVDV. DGND 17 AGND\_ AVDD\_ TCLK\_6 RCLK\_2 RVDD\_2 TTIP\_7 RCLK\_7 RVDDD RXON TRING TGND TGND N Ę Ę PR R TRING\_6 J D JVDD. DGND TCLK\_3 TPOS\_3 TPOS\_7 DMO\_7 TNEG\_7 XON\_4 LXON\_0 TNEG\_2 TXON\_7 DMO\_3 D\_NOXT **RXMUTE** CT 2 TERSELO TERSEL1 A[4] 4[3] 4[6] 4[5] DVDD\_PDR DVDD\_PDR HOST RXRES1 A[1] 4[2] **KRT83SL38 225 Ball BGA** ≱ (Top View) R H. R [2] DVDD DGND\_ DVDD PDR R DGND\_[ D[4] DGND RM DS SS [7] D[5] RD, WR TAOS\_0  $RDY_{\overline{\ }}$ TCLK\_5 DMO\_0 RVDD TCLK\_0 TVDD\_0 DMO\_1 TTIP\_1 GNDPLL DR RLOS\_ TVDD RNEG TPOS DVDD SR RCLK\_0 TGND\_0 /DDPLL\_1 TCLK\_4 RGND\_1 RVDD\_5 TCLK\_1 GNDPLL RCLK\_ TGND TGND RLOS\_ DR TRING\_O RGND\_0 TGND\_1 RVDD\_4 RNEG\_1

RTIP

NC7

**ACLKOUT** 

RTIP\_1

MCLKE1

RRING\_0

RTIP

<u>S</u>



# **TABLE OF CONTENTS**

| GENERAL DESCRIPTION  | 1  |
|--|----|
| Applications   | 1  |
| Figure 1. Block Diagram of the XRT83SL38 T1/E1/J1 LIU (Host Mode)                      |    |
| Figure 2. Block Diagram of the XRT83SL38 T1/E1/J1 LIU (Hardware Mode)                  |    |
| FEATURES   | 2  |
| ORDERING INFORMATION   | 3  |
| TABLE OF CONTENTS  |    |
| PIN DESCRIPTION BY FUNCTION  | 6  |
| RECEIVE SECTIONS   | 6  |
| Transmitter Sections   |    |
| MICROPROCESSOR INTERFACE   |    |
| JITTER ATTENUATOR  |    |
| CLOCK SYNTHESIZER  | 15 |
| ALARM FUNCTIONS/REDUNDANCY SUPPORT   | 17 |
| POWER AND GROUND   |    |
| PINS ONLY AVAILABLE IN BGA PACKAGE   | 22 |
| FUNCTIONAL DESCRIPTION   | 23 |
| MASTER CLOCK GENERATOR   | 23 |
| Figure 3. Two Input Clock Source   | 23 |
| Figure 4. One Input Clock Source   | 23 |
| TABLE 1: MASTER CLOCK GENERATOR  | 24 |
| RECEIVER   | 24 |
| RECEIVER INPUT   | 24 |
| RECEIVE MONITOR MODE   |    |
| RECEIVER LOSS OF SIGNAL (RLOS)   |    |
| Figure 5. Simplified Diagram of -15dB T1/E1 Short Haul Mode and RLOS Condition         |    |
| Figure 6. Simplified Diagram of -29dB T1/E1 Gain Mode and RLOS Condition               |    |
| RECEIVE HDB3/B8ZS DECODER  |    |
| RECOVERED CLOCK (RCLK) SAMPLING EDGE   |    |
| Figure 7. Receive Clock and Output Data Timing   |    |
| JITTER ATTENUATOR  |    |
| GAPPED CLOCK (JA MUST BE ENABLED IN THE TRANSMIT PATH)                                 |    |
| TABLE 2: MAXIMUM GAP WIDTH FOR MULTIPLEXER/MAPPER APPLICATIONS                         |    |
| ARBITRARY PULSE GENERATOR FOR T1 AND E1  |    |
| Figure 8. Arbitrary Pulse Segment Assignment   |    |
| TRANSMITTER  |    |
| DIGITAL DATA FORMAT  |    |
| TRANSMIT CLOCK (TCLK) SAMPLING EDGE  |    |
| Figure 9. Transmit Clock and Input Data Timing  TRANSMIT HDB3/B8ZS ENCODER             |    |
| TABLE 3: EXAMPLES OF HDB3 ENCODING   |    |
| TABLE 4: EXAMPLES OF HDBS ENCODING   |    |
| DRIVER FAILURE MONITOR (DMO)   |    |
| TRANSMIT PULSE SHAPER & LINE BUILD OUT (LBO) CIRCUIT                                   |    |
| TABLE 5: RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS                |    |
| TRANSMIT AND RECEIVE TERMINATIONS  |    |
| RECEIVER (CHANNELS 0 - 7)  |    |
| Internal Receive Termination Mode  |    |
| TABLE 6: RECEIVE TERMINATION CONTROL   |    |
| Figure 10. Simplified Diagram for the Internal Receive and Transmit Termination Mode . |    |
| TABLE 7: RECEIVE TERMINATIONS  |    |
| Figure 11. Simplified Diagram for T1 in the External Termination Mode (RXTSEL= 0)      |    |

## XRT83SL38 Experience Our Connectivity. OCTAL T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR Figure 12. Simplified Diagram for E1 in External Termination Mode (RXTSEL= 0) ...... 34 Transmit Termination Mode 34 TABLE 10: TRANSMIT TERMINATION CONTROL .......35 Figure 13. Simplified Block Diagram of the Transmit Section for 1:1 & 1+1 Redundancy ...... 37 Figure 14. Simplified Block Diagram - Receive Section for 1:1 and 1+1 Redundancy ....... 37 Figure 16. Simplified Block Diagram - Receive Section for N+1 Redundancy ...... 39 TABLE 13: LOOP-CODE DETECTION CONTROL .......40 TABLE 14: LOOP-BACK CONTROL IN HARDWARE MODE .......42 Figure 17. Local Analog Loop-back signal flow .......43 Figure 18. Remote Loop-back mode with jitter attenuator selected in receive path ...... 43 Figure 19. Remote Loop-back mode with jitter attenuator selected in Transmit path ...... 44 Figure 20. Digital Loop-back mode with jitter attenuator selected in Transmit path ...... 44 Figure 21. Signal flow in Dual loop-back mode ...... 45 MICROPROCESSOR PARALLEL INTERFACE ...... 46 Table 19: Microprocessor Register #0, Bit Description ...... 51 TABLE 20: MICROPROCESSOR REGISTER #1, BIT DESCRIPTION ...... 52 TABLE 21: MICROPROCESSOR REGISTER #2, BIT DESCRIPTION ......54 TABLE 22: MICROPROCESSOR REGISTER #3, BIT DESCRIPTION ...... 56 TABLE 23: MICROPROCESSOR REGISTER #4. BIT DESCRIPTION .......58

 TABLE 24: MICROPROCESSOR REGISTER #5, BIT DESCRIPTION
 59

 TABLE 25: MICROPROCESSOR REGISTER #6, BIT DESCRIPTION
 61

 TABLE 26: MICROPROCESSOR REGISTER #7, BIT DESCRIPTION
 62

 TABLE 27: MICROPROCESSOR REGISTER #8, BIT DESCRIPTION
 63

 TABLE 28: MICROPROCESSOR REGISTER #9, BIT DESCRIPTION
 63

 TABLE 29: MICROPROCESSOR REGISTER #10, BIT DESCRIPTION
 64

 TABLE 30: MICROPROCESSOR REGISTER #11, BIT DESCRIPTION
 65

 TABLE 32: MICROPROCESSOR REGISTER #13, BIT DESCRIPTION
 65

 TABLE 33: MICROPROCESSOR REGISTER #14, BIT DESCRIPTION
 66

 TABLE 34: MICROPROCESSOR REGISTER #15, BIT DESCRIPTION
 66

 TABLE 35: MICROPROCESSOR REGISTER #15, BIT DESCRIPTION
 66





| CLOCK SELECT REGISTER  | 68   |
|--|------|
| Figure 22. Register 0x81h Sub Registers                                | 68   |
| TABLE 36: MICROPROCESSOR REGISTER #129, BIT DESCRIPTION                |      |
| TABLE 37: MICROPROCESSOR REGISTER #130, BIT DESCRIPTION                |      |
| TABLE 38: MICROPROCESSOR REGISTER #131, BIT DESCRIPTION                |      |
| TABLE 39: MICROPROCESSOR REGISTER #192, BIT DESCRIPTION                |      |
| ELECTRICAL CHARACTERISTICS   |      |
| TABLE 40: ABSOLUTE MAXIMUM RATINGS                                     |      |
| TABLE 41: DC DIGITAL INPUT AND OUTPUT ELECTRICAL CHARACTERISTICS       | 74   |
| TABLE 42: XRT83SL38 POWER CONSUMPTION                                  | 74   |
| TABLE 43: E1 RECEIVER ELECTRICAL CHARACTERISTICS                       | 75   |
| TABLE 44: T1 RECEIVER ELECTRICAL CHARACTERISTICS                       | 76   |
| TABLE 45: E1 TRANSMIT RETURN LOSS REQUIREMENT                          |      |
| TABLE 46: E1 TRANSMITTER ELECTRICAL CHARACTERISTICS                    | 76   |
| TABLE 47: T1 TRANSMITTER ELECTRICAL CHARACTERISTICS                    |      |
| Figure 23. ITU G.703 Pulse Template                                    |      |
| Table 48: Transmit Pulse Mask Specification                            |      |
| Figure 24. DSX-1 Pulse Template (normalized amplitude)                 |      |
| Table 49: DSX1 Interface Isolated pulse mask and corner points         |      |
| TABLE 50: AC ELECTRICAL CHARACTERISTICS                                |      |
| Figure 25. Transmit Clock and Input Data Timing                        |      |
| Figure 26. Receive Clock and Output Data Timing                        | 81   |
| MICROPROCESSOR INTERFACE I/O TIMING                                    |      |
| Intel Interface Timing - Asynchronous                                  |      |
| Figure 27. Intel Asynchronous Programmed I/O Interface Timing          |      |
| TABLE 51: ASYNCHRONOUS MODE 1 - INTEL 8051 AND 80188 INTERFACE TIMING  |      |
| Motorola Asychronous Interface Timing                                  |      |
| Figure 28. Motorola 68K Asynchronous Programmed I/O Interface Timing   |      |
| TABLE 52: ASYNCHRONOUS - MOTOROLA 68K - INTERFACE TIMING SPECIFICATION |      |
| Figure 29. Microprocessor Interface Timing - Reset Pulse Width         |      |
| (19.0 x 19.0 x 1.0mm)  |      |
| ORDERING INFORMATION   |      |
| REVISIONS  |      |
|  | (10) |

## PIN DESCRIPTION BY FUNCTION

## **RECEIVE SECTIONS**

| SIGNAL NAME      | LEAD#     | Түре | DESCRIPTION  |
|------------------|-----------|------|--|
| RLOS_0           | C3        | 0    | Receiver Loss of Signal for Channel_ 0:  |
|                  |           |      | This output signal goes "High" for at least one RCLK_0 cycle to indicate loss of signal  |
|                  |           |      | at the receive 0 input. RLOS will remain "High" for the entire duration of the Loss of Signal detected by the receiver logic.  |
|                  |           |      | SEE"RECEIVER LOSS OF SIGNAL (RLOS)" ON PAGE 25.  |
|                  |           |      | Receiver Loss of Signal for Channel _1   |
| RLOS_1           | H4        |      | Receiver Loss of Signal for Channel _2   |
| RLOS_2           | H15       |      | Receiver Loss of Signal for Channel _3   |
| RLOS_3<br>RLOS_4 | A16<br>V3 |      | Receiver Loss of Signal for Channel _4   |
| RLOS_4<br>RLOS_5 | V3<br>L2  |      | Receiver Loss of Signal for Channel_ 5   |
| RLOS_5           | J15       |      | Receiver Loss of Signal for Channel _6   |
| RLOS_0<br>RLOS_7 | T15       |      | Receiver Loss of Signal for Channel _7   |
|                  |           |      |  |
| RCLK_0           | В3        | 0    | Receiver Clock Output for Channel _0   |
| RCLK_1           | H3        |      | Receiver Clock Output for Channel _1   |
| RCLK_2           | H16       |      | Receiver Clock Output for Channel _2   |
| RCLK_3           | A17       |      | Receiver Clock Output for Channel _3   |
| RCLK_4           | U3        |      | Receiver Clock Output for Channel _4   |
| RCLK_5           | L3        |      | Receiver Clock Output for Channel _5   |
| RCLK_6           | M15       |      | Receiver Clock Output for Channel _6   |
| RCLK_7           | U16       |      | Receiver Clock Output for Channel _7   |
| RNEG_0           | A2        | 0    | Receiver Negative Data Output for Channel_0 - Dual-Rail mode   |
|                  |           |      | This signal is the receive negative-rail output data.  |
| LCV_0            | A2        |      | Line Code Violation Output for Channel_0 - Single-Rail mode  |
|                  |           |      | This signal goes "High" for one RCLK_0 cycle to indicate a code violation is detected in                                       |
|                  |           |      | the received data of Channel _0. If AMI coding is selected, every bipolar violation received will cause this pin to go "High". |
|                  |           |      | Receiver Negative Data Output for Channel _1   |
| RNEG_1           | H2        |      | Line Code Violation Output for Channel _1  |
| LCV_1            | 1140      |      | Receiver Negative Data Output for Channel _2   |
| RNEG_2           | H18       |      | Line Code Violation Output for Channel _2  |
| LCV_2<br>RNEG_3  | B16       |      | Receiver Negative Data Output for Channel _3   |
| LCV_3            | ы         |      | Line Code Violation Output for Channel _3  |
| RNEG_4           | T4        |      | Receiver Negative Data Output for Channel _4   |
| LCV_4            |           |      | Line Code Violation Output for Channel _4  |
| RNEG_5           | M4        |      | Receiver Negative Data Output for Channel _5   |
| LCV_5            |           |      | Line Code Violation Output for Channel _5  |
| RNEG_6           | M16       |      | Receiver Negative Data Output for Channel _6   |
| LCV_6            | -         |      | Line Code Violation Output for Channel _6  |
| RNEG_7           | V17       |      | Receiver Negative Data Output for Channel _7   |
| LCV_7            |           |      | Line Code Violation Output for Channel _7  |

| SIGNAL NAME        | LEAD #     | ТҮРЕ | DESCRIPTION  |
|--------------------|------------|------|--|
| RPOS_0             | B2         | 0    | Receiver Positive Data Output for Channel _0 - Dual-Rail mode                                    |
|                    |            |      | This signal is the receive positive-rail output data sent to the Framer.                         |
|                    |            |      | Receiver NRZ Data Output for Channel _0 - Single-Rail mode                                       |
| RDATA_0            | B2         |      | This signal is the receive output data.  |
|                    |            |      | Receiver Positive Data Output for Channel _1   |
| RPOS_1             | G2         |      | Receiver NRZ Data Output for Channel _1  |
| RDATA_1            |            |      | Receiver Positive Data Output for Channel _2   |
| RPOS_2             | D15        |      | Receiver NRZ Data Output for Channel _2  |
| RDATA_2            |            |      | Receiver Positive Data Output for Channel _3   |
| RPOS_3             | B17        |      | Receiver NRZ Data Output for Channel _3  |
| RDATA_3            |            |      | Receiver Positive Data Output for Channel _4   |
| RPOS_4             | U2         |      | Receiver NRZ Data Output for Channel _4  |
| RDATA_4            |            |      | Receiver Positive Data Output for Channel _5   |
| RPOS_5             | М3         |      | Receiver NRZ Data Output for Channel _5  |
| RDATA_5            |            |      | Receiver Positive Data Output for Channel _6   |
| RPOS_6             | L17        |      | Receiver NRZ Data Output for Channel 6   |
| RDATA_6            | T47        |      | Receiver Positive Data Output for Channel _7   |
| RPOS_7             | T17        |      | Receiver NRZ Data Output for Channel _7  |
| RDATA_7            |            |      |  |
| RTIP_0             | C1         | I    | Receiver Differential Tip Input for Channel _0   |
|                    |            |      | Positive differential receive input from the line  |
| RTIP_1             | G1         |      | Receiver Differential Tip Input for Channel _1   |
| RTIP_2             | G18        |      | Receiver Differential Tip Input for Channel _2   |
| RTIP_3             | C18        |      | Receiver Differential Tip Input for Channel _3   |
| RTIP_4             | U1         |      | Receiver Differential Tip Input for Channel _4   |
| RTIP_5             | L1         |      | Receiver Differential Tip Input for Channel _5   |
| RTIP_6             | L18        |      | Receiver Differential Tip Input for Channel _6   |
| RTIP_7             | T18        |      | Receiver Differential Tip Input for Channel _7   |
| RRING_0            | D1         | I    | Receiver Differential Ring Input for Channel _0  |
| DDING 4            | -4         |      | Negative differential receive input from the line  |
| RRING_1            | F1         |      | Receiver Differential Ring Input for Channel _1  |
| RRING_2            | F18        |      | Receiver Differential Ring Input for Channel _2  |
| RRING_3            | D18        |      | Receiver Differential Ring Input for Channel _3  |
| RRING_4            | T1         |      | Receiver Differential Ring Input for Channel _4  |
| RRING_5            | M1         |      | Receiver Differential Ring Input for Channel _5  |
| RRING_6<br>RRING_7 | M18<br>R18 |      | Receiver Differential Ring Input for Channel _6  Receiver Differential Ring Input for Channel _7 |
|                    |            |      |  |
| RXMUTE             | T12        | I    | Receive Data Muting  |
|                    |            |      | When a LOS condition occurs, the outputs RPOS_n/RNEG_n will be muted, (forced to                 |
|                    |            |      | ground) to prevent data chattering.  |
|                    |            |      | Tie this pin "Low" to disable the muting function.  Notes:                                       |
|                    |            |      | 1. This pin is internally pulled "High" with a 50k $\Omega$ resistor.                            |
|                    |            |      | In Hardware mode, all receive channels share the same RXMUTE control                             |
|                    |            |      | function.  |



| SIGNAL NAME      | LEAD #     | ТҮРЕ |   | DESCRIPTION  |                  |                                    |  |  |  |  |
|------------------|------------|------|---|--|------------------|------------------------------------|--|--|--|--|
| RXRES1<br>RXRES0 | R10<br>V10 | I    | Receive Exte<br>Receive Exte<br>These pins de   | Receive External Resistor Control Pins - Hardware mode Receive External Resistor Control Pin 1: Receive External Resistor Control Pin 0: These pins determine the value of the external Receive fixed resistor according to the following table: |                  |                                    |  |  |  |  |
|                  |            |      |   | RXRES1 RXRES0 Required Fixed External RX Resistor  |                  |                                    |  |  |  |  |
|                  |            |      |   | 0 0 No External Fixed Resistor   |                  |                                    |  |  |  |  |
|                  |            |      |   | 240Ω   |                  |                                    |  |  |  |  |
|                  |            |      |   | 1  | 0                | 210Ω                               |  |  |  |  |
|                  |            |      | 1 1 150Ω  |  |                  |                                    |  |  |  |  |
|                  |            |      | Note: These   | pins are inte  | rnally pulled "L | .ow" with a 50k $\Omega$ resistor. |  |  |  |  |
| RCLKE<br>µPTS1   | J16        | I    | Receive Clock Edge - Hardware mode  Set this pin "High" to sample RPOS_N/RNEG_n on the falling edge of RCLK_n. With this pin tied "Low", output data are updated on the rising edge of RCLK_n.  Microprocessor Type Select Input pin 1 - Host mode  This pin along with µPTS2 (pin 128) is used to select the microprocessor type.  SEE"MICROPROCESSOR TYPE SELECT INPUT PINS - HOST MODE:" ON PAGE 13. |  |                  |                                    |  |  |  |  |
|                  |            |      | NOTE: This pi   | in is internally   | pulled "Low"     | with a 50k $\Omega$ resistor.      |  |  |  |  |

## TRANSMITTER SECTIONS

| SIGNAL NAME | LEAD# | Түре | DESCRIPTION   |  |
|-------------|-------|------|---|--|
| TCLKE       | L15   | I    | Transmit Clock Edge - Hardware mode   |  |
|             |       |      | Set this pin "High" to sample transmit input data on the rising edge of TCLK_n. With this pin tied "Low", input data are sampled on the falling edge of TCLK_n. |  |
|             |       |      | Microprocessor Type Select Input pin 2 - Host mode  |  |
| μPTS2       | L15   |      | This pin along with µPTS1 (pin 133) selects the microprocessor type. SEE"MICRO-PROCESSOR TYPE SELECT INPUT PINS - HOST MODE:" ON PAGE 13.                       |  |
|             |       |      | <b>Note:</b> This pin is internally pulled "Low" with a $50k\Omega$ resistor.   |  |
| TTIP_0      | E3    | 0    | Transmitter Tip Output for Channel _0   |  |
|             |       |      | Positive differential transmit output to the line.  |  |
| TTIP_1      | G4    |      | Transmitter Tip Output for Channel _1   |  |
| TTIP_2      | F17   |      | Transmitter Tip Output for Channel _2   |  |
| TTIP_3      | C16   |      | Transmitter Tip Output for Channel _3   |  |
| TTIP_4      | R2    |      | Transmitter Tip Output for Channel _4   |  |
| TTIP_5      | N2    |      | Transmitter Tip Output for Channel _5   |  |
| TTIP_6      | N16   |      | Transmitter Tip Output for Channel _6   |  |
| TTIP_7      | P16   |      | Transmitter Tip Output for Channel _7   |  |

| SIGNAL NAME | LEAD # | Түре | DESCRIPTION   |
|-------------|--------|------|---|
| TRING_0     | E2     | 0    | Transmitter Ring Output for Channel _0  |
|             |        |      | Negative differential transmit output to the line.                                  |
| TRING_1     | F3     |      | Transmitter Ring Output for Channel _1  |
| TRING_2     | F15    |      | Transmitter Ring Output for Channel _2  |
| TRING_3     | E16    |      | Transmitter Ring Output for Channel _3  |
| TRING_4     | P2     |      | Transmitter Ring Output for Channel _4  |
| TRING_5     | N4     |      | Transmitter Ring Output for Channel _5  |
| TRING_6     | R15    |      | Transmitter Ring Output for Channel _6  |
| TRING_7     | P17    |      | Transmitter Ring Output for Channel _7  |
| TPOS_0      | C5     | I    | Transmitter Positive Data Input for Channel _0 - Dual-Rail mode                     |
|             |        |      | This signal is the positive-rail input data for transmitter 0.                      |
| TDATA_0     |        |      | Transmitter 0 Data Input - Single-Rail mode   |
|             |        |      | This pin is used as the NRZ input data for transmitter 0.                           |
| TPOS_1      | A4     |      | Transmitter Positive Data Input for Channel _1                                      |
| TDATA_1     |        |      | Transmitter 1 Data Input  |
| TPOS_2      | B14    |      | Transmitter Positive Data Input for Channel _2                                      |
| TDATA_2     |        |      | Transmitter 2 Data Input  |
| TPOS_3      | D14    |      | Transmitter Positive Data Input for Channel _3                                      |
| TDATA_3     |        |      | Transmitter 3 Data Input  |
| TPOS_4      | V4     |      | Transmitter Positive Data Input for Channel _4                                      |
| TDATA_4     |        |      | Transmitter 4 Data Input  |
| TPOS_5      | U5     |      | Transmitter Positive Data Input for Channel _5                                      |
| TDATA_5     |        |      | Transmitter 5 Data Input  |
| TPOS_6      | V15    |      | Transmitter Positive Data Input for Channel _6                                      |
| TDATA_6     |        |      | Transmitter 6 Data Input  |
| TPOS_7      | T14    |      | Transmitter Positive Data Input for Channel _7                                      |
| TDATA_7     |        |      | Transmitter 7 Data Input  |
|             |        |      | <b>Note:</b> Internally pulled "Low" with a 50k $\Omega$ resistor for each channel. |

| SIGNAL NAME                                      | LEAD #                                     | Түре | DESCRIPTION   |
|--|--|------|---|
| TNEG_0   | C4   | I    | Transmitter Negative NRZ Data Input for Channel _0 Dual-Rail mode This signal is the negative-rail input data for transmitter 0. Single-Rail mode This pin can be left unconnected.   |
| CODES_0  | C4   |      | Coding Select for Channel _0 - Hardware mode and Single-Rail mode  Connecting this pin "Low" enables HDB3 in E1 or B8ZS in T1 encoding and decoding for Channel _0. Connecting this pin "High" selects AMI data format.   |
| TNEG_1<br>CODES 1                                | B5   |      | Transmitter Negative NRZ Data Input for Channel _1 Coding Select for Channel _1   |
| TNEG_2 CODES 2                                   | D13  |      | Transmitter Negative NRZ Data Input for Channel _2 Coding Select for Channel _2   |
| TNEG_3 CODES_3                                   | B15  |      | Transmitter Negative NRZ Data Input for Channel _3 Coding Select for Channel _3   |
| TNEG_4<br>CODES_4                                | U4   |      | Transmitter Negative NRZ Data Input for Channel _4 Coding Select for Channel _4   |
| TNEG_5<br>CODES_5                                | V5   |      | Transmitter Negative NRZ Data Input for Channel _5 Coding Select for Channel _5   |
| TNEG_6<br>CODES 6                                | U14  |      | Transmitter Negative NRZ Data Input for Channel _6 Coding Select for Channel _6   |
| TNEG_7<br>CODES_7                                | R14  |      | Transmitter Negative NRZ Data Input for Channel _7 Coding Select for Channel _7   |
|  |  |      | <b>NOTE:</b> Internally pulled "Low" with a $50k\Omega$ resistor for each channel.  |
| TCLK_0   | B4   | I    | Transmitter Clock Input for Channel _0 - Host mode and Hardware mode E1 rate at 2.048MHz ± 50ppm. T1 rate at 1.544MHz ± 32ppm.  During normal operation TCLK_0 is used for sampling input data at TPOS_0/ TDATA_0 and TNEG_0/CODES_0 while MCLK is used as the timing reference for the transmit pulse shaping circuit.  Transmitter Clock Input for Channel _1 |
| TCLK_1 TCLK_2 TCLK_3 TCLK_4 TCLK_5 TCLK_6 TCLK_7 | A3<br>A15<br>C14<br>T3<br>T5<br>V16<br>U15 |      | Transmitter Clock Input for Channel _2 Transmitter Clock Input for Channel _3 Transmitter Clock Input for Channel _4 Transmitter Clock Input for Channel _5 Transmitter Clock Input for Channel _6 Transmitter Clock Input for Channel _7 Note: Internally pulled "Low" with a 50kΩ resistor for all channels.  |

| SIGNAL NAME      | LEAD #     | Түре | DESCRIPTION   |
|------------------|------------|------|---|
| TAOS_0           | D6         | I    | Transmit All Ones for Channel _0 - Hardware mode  |
|                  |            |      | Setting this pin "High" enables the transmission of an "All Ones" Pattern from Channel  |
|                  |            |      | _0. A "Low" level stops the transmission of the "All Ones" Pattern.   |
|                  |            |      | Transmit All Ones for Channel _1  |
| TAOS_1           | B6         |      | Transmit All Ones for Channel _2  |
| TAOS_2           | A5         |      | Transmit All Ones for Channel _3 Transmit All Ones for Channel _4   |
| TAOS_3           | C6         |      | Transmit All Ones for Channel 5   |
| TAOS_4           | T6         |      | Transmit All Ones for Channel _6  |
| TAOS_5           | U6         |      | Transmit All Ones for Channel _7  |
| TAOS_6           | V6         |      | <b>NOTE:</b> Internally pulled "Low" with a $50k\Omega$ resistor for all channels.  |
| TAOS_7           | R6         |      | NOTE. Internally pulled LOW With a SUK12 resistor for all charmers.   |
| TXON_0           | A13        | I    | Transmitter Turn On for Channel _0  |
|                  |            |      | Hardware mode   |
|                  |            |      | Setting this pin "High" turns on the Transmit and Receive Sections of Channel _0. When TXON_0 = "0" then TTIP_0 and TRING_0 driver outputs will be tri-stated.                                    |
|                  |            |      | In Host mode  |
|                  |            |      | The TXON_n bits in the channel control registers turn each channel Transmit and   |
|                  |            |      | Receive section ON or OFF. However, control of the on/off function can be transferred to the <b>Hardware</b> pins by setting the TXONCNTL bit (bit 7) to "1" in the register at address hex 0x82. |
|                  |            |      | Transmitter Turn On for Channel _1  |
|                  |            |      | Transmitter Turn On for Channel _2  |
|                  |            |      | Transmitter Turn On for Channel _3  |
|                  |            |      | Transmitter Turn On for Channel _4  |
| TYON 4           | D40        |      | Transmitter Turn On for Channel _5  |
| TXON_1           | D12        |      | Transmitter Turn On for Channel _6  |
| TXON_2           | C12<br>B12 |      | Transmitter Turn On for Channel _7  |
| TXON_3           | V13        |      | <b>Note:</b> Internally pulled "Low" with a $50k\Omega$ resistor for all channels.  |
| TXON_4<br>TXON_5 | V13<br>U13 |      |   |
| TXON_5           | R12        |      |   |
| TXON_6           | R12        |      |   |
| I AUN_/          | KIS        |      |   |

## XRT83SL38



# OCTAL T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. 1.0.2

## MICROPROCESSOR INTERFACE

| SIGNAL NAME | LEAD#    | Түре | DESCRIPTION   |  |  |  |
|-------------|----------|------|---|--|--|--|
| HW_HOST     | T10      | ı    | Mode Control Input This pin selects Hardware or Host mode. Leave this pin unconnected or tie "High" to select Hardware mode. For Host mode, this pin must be tied "Low".  Note: Internally pulled "High" with a 50kΩ resistor.  |  |  |  |
| WR_R/W      | D7       | I    | Write Input (Read/Write) - Host mode: Intel bus timing: A "Low" pulse on WR selects a write operation when CS pin is "Low".  Motorola bus timing: A "High" pulse on R/W selects a read operation and a "Low" pulse on R/W selects a write operation when CS is "Low".  Equalizer Control Input pin 0 - Hardware mode  Pins EQC0, EQC1, EQC2, EQC3 and EQC4 select the Receive Equalizer and Transmitter Line Build Out. SEE"RECEIVE EQUALIZER CONTROL AND TRANS-  |  |  |  |
|             |          |      | MIT LINE BUILD-OUT SETTINGS" ON PAGE 30.  Note: Internally pulled "Low" with a 50kΩ resistor.   |  |  |  |
| RD_DS EQC1  | C7       | ı    | Read Input (Data Strobe) - Host mode Intel bus timing: A "Low" pulse on RD selects a read operation when the CS pin is "Low".  Motorola bus timing: A "Low" pulse on DS indicates a read or write operation when the CS pin is "Low".  Equalizer Control Input pin 1 - Hardware mode Pins EQC0, EQC1, EQC2, EQC3 and EQC4 select the Receive Equalizer and Transmitter Line Build Out. SEE"RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS" ON PAGE 30.  |  |  |  |
|             |          |      | <b>NOTE:</b> Internally pulled "Low" with a $50k\Omega$ resistor.   |  |  |  |
| ALE_AS      | A7<br>A7 | I    | Address Latch Input (Address Strobe) - Host mode Intel bus timing: The address inputs are latched into the internal register on the falling edge of ALE.  Motorola bus timing: The address inputs are latched into the internal register on the falling edge of AS.  Equalizer Control Input pin 2 - Hardware mode Pins EQC0, EQC1, EQC2, EQC3 and EQC4 select the Receive Equalizer and Transmitter Line Build Out. SEE"RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS" ON PAGE 30.  Note: Internally pulled "Low" with a 50kΩ resistor. |  |  |  |
| CS<br>EQC3  | B7<br>B7 | I    | Chip Select Input - Host mode: This signal must be "Low" in order to access the parallel port. Equalizer Control Input pin 3 - Hardware mode: Pins EQC0, EQC1, EQC2, EQC3 and EQC4 select the Receive Equalizer and Transmitter Line Build Out. SEE"RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS" ON PAGE 30. Note: Internally pulled "Low" with a $50k\Omega$ resistor.  |  |  |  |

| SIGNAL NAME        | LEAD#      | ТҮРЕ |   |               | DESCRIPTION                         |    |  |  |
|--------------------|------------|------|---|---------------|-------------------------------------|----|--|--|
| RDY_DTACK          | A6         | 0    | Ready Output (Data Transfer Acknowledge Output) - Host mode   |               |                                     |    |  |  |
| EQC4               | A6         | I    | Intel bus timing: RDY is asserted "High" to indicate the device has completed a read or write operation.  Motorola bus timing: DTACK is asserted "Low" to indicate the device has completed a read or write cycle.  Equalizer Control Input pin 4 - Hardware mode  Pins EQC0, EQC1, EQC2, EQC3 and EQC4 select the Receive Equalizer and Transmitter Line Build Out. SEE"RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS" ON PAGE 30.  Note: Internally pulled "Low" with a 50kΩ resistor. |               |                                     |    |  |  |
|                    |            |      | <u> </u>  |               | put Pins - Host Mode:               |    |  |  |
| μPTS1              | J16        | I    | Microprocessor T  |               | -                                   |    |  |  |
| μPTS2              | L15        |      | Microprocessor T  | ype Select In | put Bit 2                           |    |  |  |
|                    |            |      | μPTS2   | μPTS1         | μР Туре                             |    |  |  |
|                    |            |      | 0   | 0             | 68HC11, 8051, 80C188 (async.)       |    |  |  |
|                    |            |      | 0   | 1             | Motorola 68K (async.)               |    |  |  |
|                    |            |      | 1   | 0             | Intel x86 (sync.)                   |    |  |  |
|                    |            |      | 1   | 1             | Motorola 860 (sync.)                |    |  |  |
| RCLKE<br>TCLKE     | J16<br>L15 |      | Receive Clock Edge - Hardware mode SEE"RECEIVE CLOCK EDGE - HARDWARE MODE" ON PAGE 8.  Transmit Clock Edge - Hardware mode SEE"TRANSMIT CLOCK EDGE - HARDWARE MODE" ON PAGE 8.  Note: These pins are internally pulled "Low" with a 50kΩ resistor.  |               |                                     |    |  |  |
|                    |            |      | Microprocessor R  | ead/Write Da  | ta Bus Pins - Host mode             |    |  |  |
| D[7]               | T7         | I/O  | Data Bus[7]   |               |                                     |    |  |  |
| D[6]               | U7         |      | Data Bus[6]   |               |                                     |    |  |  |
| D[5]               | V7         |      | Data Bus[5]   |               |                                     |    |  |  |
| D[4]               | V8         |      | Data Bus[4]   |               |                                     |    |  |  |
| D[3]               | V9         |      | Data Bus[3]   |               |                                     |    |  |  |
| D[2]               | U8         |      | Data Bus[2]   |               |                                     |    |  |  |
| D[1]               | U9         |      | Data Bus[1]   |               |                                     |    |  |  |
| D[0]<br>LOOP1_4    | R7<br>T7   |      | Data Bus[0]   | d Dine Dite ! | 1:0] Channel_[7:4] - Hardware Mod   | Δ. |  |  |
| LOOP1_4<br>LOOP0_4 | U7         |      | -   |               | which Loop-Back mode is selected pe |    |  |  |
| LOOP0_4<br>LOOP1_5 | V7         |      |   |               | DL PINS, BITS [1:0] CHANNEL_[       |    |  |  |
| LOOP0_5            | V8         |      | PAGE 18.  |               | ,                                   | -  |  |  |
| LOOP1_6            | V9         |      | <b>Note:</b> Internally pulled "Low" with a $50k\Omega$ resistor for all channels.  |               |                                     |    |  |  |
| LOOP0_6            | U8         |      | , p   |               |                                     |    |  |  |
| LOOP1_7            | U9         |      |   |               |                                     |    |  |  |
| LOOP0_7            | R7         |      |   |               |                                     |    |  |  |





| SIGNAL NAME | LEAD# | Түре | DESCRIPTION   |
|-------------|-------|------|---|
|             |       |      | Microprocessor Interface Address Bus Pins - Host mode:  |
| A[7]        | A12   | ı    | Microprocessor Interface Address Bus[7]   |
| A[6]        | B11   |      | Microprocessor Interface Address Bus[6]   |
| A[5]        | C11   |      | Microprocessor Interface Address Bus[5]   |
| A[4]        | D11   |      | Microprocessor Interface Address Bus[4]   |
| A[3]        | A11   |      | Microprocessor Interface Address Bus[3]   |
| A[2]        | B10   |      | Microprocessor Interface Address Bus[2]   |
| A[1]        | A10   |      | Microprocessor Interface Address Bus[1]   |
| A[0]        | C10   |      | Microprocessor Interface Address Bus[0]   |
|             |       |      | Loop-back Control Pins, Bits [1:0] Channel_[3:0]  |
| LOOP1_3     | A12   |      | In <b>Hardware mode</b> , pins 67-74 and 173-180 control which Loop-Back mode is  |
| LOOP0_3     | B11   |      | selected per channel. SEE"LOOP-BACK CONTROL PINS, BITS [1:0]  |
| LOOP1_2     | C11   |      | CHANNEL_[7:0]" ON PAGE 18.  |
| LOOP0_2     | D11   |      | <b>NOTE:</b> These pins are internally pulled "Low" with a $50k\Omega$ resistor.  |
| LOOP1_1     | A11   |      |   |
| LOOP0_1     | B10   |      |   |
| LOOP1_0     | A10   |      |   |
| LOOP0_0     | C10   |      |   |
| μPCLK       | T13   | I    | Microprocessor Clock Input - Host Mode:   |
|             |       |      | Input clock for synchronous microprocessor operation. Maximum clock rate is 54 MHz.   |
|             |       |      | <b>Note:</b> This pin is internally pulled "Low" with a 50kΩ resistor for asynchronous microprocessor interface when no clock is present.   |
| ATAOS       | T13   |      | Automatic Transmit "All Ones" - Hardware mode   |
|             |       |      | This pin functions as an Automatic Transmit "All Ones". SEE"AUTOMATIC TRANSMIT "ALL ONES" PATTERN - HARDWARE MODE" ON PAGE 17.  |
| ĪNT         | L16   | 0    | Interrupt Output - Host mode  |
|             |       |      | This pin goes "Low" to indicate an alarm condition has occurred within the device. Interrupt generation can be globally disabled by setting the GIE bit to a "0" in the command control register. |
| TRATIO      | L16   | ı    | Transmitter Transformer Ratio Select - Hardware mode  |
|             | \$    | -    | The function of this pin is to select the transmitter transformer ratio. SEE"TRANS-MITTER TRANSFORMER RATIO SELECT - HARDWARE MODE" ON PAGE 17.   |
|             |       |      | <b>NOTE:</b> This pin is an open drain output and requires an external $10k\Omega$ pull-up resistor.  |

## JITTER ATTENUATOR

| SIGNAL<br>NAME   | LEAD#      | Түре |                       | DESCRIPTION   |               |                 |           |           |           |  |
|------------------|------------|------|-----------------------|---|---------------|-----------------|-----------|-----------|-----------|--|
| JASEL0<br>JASEL1 | A14<br>B13 | ı    | Jitte<br>Jitte<br>JAS | litter Attenuator Select Pins Hardware Mode litter Attenuator select Bit 0 litter Attenuator select Bit 1 ASEL[1:0] pins are used to place the jitter attenuator in the transmit path, the receive eath or to disable it. |               |                 |           |           |           |  |
|                  |            |      |                       | JASEL1  | JASEL0        | JA Path         | JA B      | W Hz      | FIFO Size |  |
|                  |            |      |                       | 0   | 0             | Disabled        |           |           |           |  |
|                  |            |      |                       | 0 1 Transmit 3 10 32/32   |               |                 |           |           |           |  |
|                  |            |      |                       | 1   | 0             | Receive         | 3         | 10        | 32/32     |  |
|                  |            |      |                       | 1   | 1             | Receive         | 3         | 1.5       | 64/64     |  |
|                  |            |      | Not                   | Έ: These μ  | oins are inte | rnally pulled " | Low" with | n 50kΩ re | esistors. |  |

### **CLOCK SYNTHESIZER**

| Signal<br>Name | LEAD# | Түре | DESCRIPTION   |
|----------------|-------|------|---|
| MCLKOUT        | H1    | 0    | Synthesized Master Clock Output  This signal is the autout of the Master Clock Countbesizer DLL which is at T4 or T4 at T4.   |
|                |       |      | This signal is the output of the Master Clock Synthesizer PLL which is at T1 or E1 rate based upon the mode of operation.   |
| MCLKT1         | K1    | I    | T1 Master Clock Input This signal is an independent 1.544MHz clock for T1 systems with accuracy better than ±50ppm and duty cycle within 40% to 60%. MCLKT1 is used in the T1 mode.  Notes: |
|                |       |      | <ol> <li>All channels of the XRT83L38 must be operated at the same clock rate, either<br/>T1, E1 or J1.</li> </ol>  |
|                |       |      | 2. See pin 26 description for further explanation for the usage of this pin.  |
|                |       |      | 3. Internally pulled "Low" with a 50k $\Omega$ resistor.  |
| MCLKE1         | J1    | I    | E1 Master Clock Input A 2.048MHz clock for with an accuracy of better than ±50ppm and a duty cycle of 40% to 60% can be provided at this pin.   |
|                |       |      | In systems that have only one master clock source available (E1 or T1), that clock should be connected to both MCLKE1 and MCLKT1 inputs for proper operation.                               |
|                |       |      | NOTES:  |
|                |       |      | <ol> <li>All channels of the XRT83L38 must be operated at the same clock rate, either<br/>T1, E1 or J1.</li> </ol>  |
|                |       |      | 2. Internally pulled "Low" with a 50k $\Omega$ resistor.  |





OCTAL T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. 1.0.2 SIGNAL LEAD# TYPE DESCRIPTION NAME **CLKSEL0** Α8 ī Clock Select inputs for Master Clock Synthesizer - Hardware mode CLKSEL1 B8 CLKSEL[2:0] are input signals to a programmable frequency synthesizer that can be used to generate a master clock from an external accurate clock source according to CLKSEL2 C8 the table below. In Hardware mode, the MCLKRATE control signal is generated from the state of EQC[4:0] inputs. In Host mode, the state of these pins are ignored and the master frequency PLL is controlled by the corresponding interface bits. See Table 36 register address 10000001 MCLKE1 MCLKT1 CLKOUT/ CLKSEL2 CLKSEL1 CLKSEL0 MCLKRATE kHz kHz kHz Χ Х Χ Х Χ Χ Χ Х Χ Х Χ 

**Note:** These pins are internally pulled "Low" with a  $50k\Omega$  resistor.

Χ

## ALARM FUNCTIONS/REDUNDANCY SUPPORT

| DMO_0         D5           DMO_1         D4           DMO_2         C15           DMO_3         C13           DMO_4         R5           DMO_5         P4           DMO_6         U17           DMO_7         V14           ATAOS         T13           TRATIO         L16           INT         L16 | 0 | Twisted Pair Cable Wire Gauge Select - Hardware Mode Connect this pin "High" to select 26 Gauge wire. Connect this pin "Low" to select 22 and 24 gauge wire for all channels.  *Note: Internally pulled "Low" with a 50kΩ resistor.  Driver Failure Monitor Channel _0: This pin transitions "High" if a short circuit condition is detected in the transmit driver of Channel _0, or no transmit output pulse is detected for more than 128 TCLK_0 cycles.  Driver Failure Monitor Channel _1 Driver Failure Monitor Channel _2 Driver Failure Monitor Channel _3 Driver Failure Monitor Channel _4 Driver Failure Monitor Channel _5 Driver Failure Monitor Channel _6 Driver Failure Monitor Channel _7  **Automatic Transmit "All Ones" Pattern - Hardware Mode A "High" level on this pin enables the automatic transmission of an "All Ones" AMI pattern from the transmitter of any channel that the receiver of that channel has detected an LOS condition. A "Low" level on this pin disables this function.  **Note: All channels share the same ATAOS control function. |
|--|---|--|
| DMO_1 D4 DMO_2 C15 DMO_3 C13 DMO_4 R5 DMO_5 P4 DMO_6 U17 DMO_7 V14  ATAOS T13  TRATIO L16  |   | and 24 gauge wire for all channels.  Note: Internally pulled "Low" with a 50kΩ resistor.  Driver Failure Monitor Channel _0: This pin transitions "High" if a short circuit condition is detected in the transmit driver of Channel _0, or no transmit output pulse is detected for more than 128 TCLK_0 cycles.  Driver Failure Monitor Channel _1 Driver Failure Monitor Channel _2 Driver Failure Monitor Channel _3 Driver Failure Monitor Channel _4 Driver Failure Monitor Channel _5 Driver Failure Monitor Channel _7  Automatic Transmit "All Ones" Pattern - Hardware Mode A "High" level on this pin enables the automatic transmission of an "All Ones" AMI pattern from the transmitter of any channel that the receiver of that channel has detected an LOS condition. A "Low" level on this pin disables this function.   |
| DMO_1 D4 DMO_2 C15 DMO_3 C13 DMO_4 R5 DMO_5 P4 DMO_6 U17 DMO_7 V14  ATAOS T13  TRATIO L16  |   | Note: Internally pulled "Low" with a 50kΩ resistor.  Driver Failure Monitor Channel _0: This pin transitions "High" if a short circuit condition is detected in the transmit driver of Channel _0, or no transmit output pulse is detected for more than 128 TCLK_0 cycles. Driver Failure Monitor Channel _1 Driver Failure Monitor Channel _2 Driver Failure Monitor Channel _3 Driver Failure Monitor Channel _4 Driver Failure Monitor Channel _5 Driver Failure Monitor Channel _6 Driver Failure Monitor Channel _7  Automatic Transmit "All Ones" Pattern - Hardware Mode A "High" level on this pin enables the automatic transmission of an "All Ones" AMI pattern from the transmitter of any channel that the receiver of that channel has detected an LOS condition. A "Low" level on this pin disables this function.   |
| DMO_1 D4 DMO_2 C15 DMO_3 C13 DMO_4 R5 DMO_5 P4 DMO_6 U17 DMO_7 V14  ATAOS T13  TRATIO L16  |   | Driver Failure Monitor Channel _0: This pin transitions "High" if a short circuit condition is detected in the transmit driver of Channel _0, or no transmit output pulse is detected for more than 128 TCLK_0 cycles.  Driver Failure Monitor Channel _1 Driver Failure Monitor Channel _2 Driver Failure Monitor Channel _3 Driver Failure Monitor Channel _4 Driver Failure Monitor Channel _5 Driver Failure Monitor Channel _6 Driver Failure Monitor Channel _7  Automatic Transmit "All Ones" Pattern - Hardware Mode A "High" level on this pin enables the automatic transmission of an "All Ones" AMI pattern from the transmitter of any channel that the receiver of that channel has detected an LOS condition. A "Low" level on this pin disables this function.   |
| DMO_1 D4 DMO_2 C15 DMO_3 C13 DMO_4 R5 DMO_5 P4 DMO_6 U17 DMO_7 V14  ATAOS T13  TRATIO L16  |   | This pin transitions "High" if a short circuit condition is detected in the transmit driver of Channel _0, or no transmit output pulse is detected for more than 128 TCLK_0 cycles.  Driver Failure Monitor Channel _1  Driver Failure Monitor Channel _2  Driver Failure Monitor Channel _3  Driver Failure Monitor Channel _4  Driver Failure Monitor Channel _5  Driver Failure Monitor Channel _6  Driver Failure Monitor Channel _7  Automatic Transmit "All Ones" Pattern - Hardware Mode  A "High" level on this pin enables the automatic transmission of an "All Ones" AMI pattern from the transmitter of any channel that the receiver of that channel has detected an LOS condition. A "Low" level on this pin disables this function.   |
| DMO_2 C15 DMO_3 C13 DMO_4 R5 DMO_5 P4 DMO_6 U17 DMO_7 V14  ATAOS T13  TRATIO L16   | ı | Driver Failure Monitor Channel _3 Driver Failure Monitor Channel _4 Driver Failure Monitor Channel _5 Driver Failure Monitor Channel _6 Driver Failure Monitor Channel _7  Automatic Transmit "All Ones" Pattern - Hardware Mode A "High" level on this pin enables the automatic transmission of an "All Ones" AMI pattern from the transmitter of any channel that the receiver of that channel has detected an LOS condition. A "Low" level on this pin disables this function.   |
| DMO_3 C13 DMO_4 R5 DMO_5 P4 DMO_6 U17 DMO_7 V14  ATAOS T13  TRATIO L16   | ı | Driver Failure Monitor Channel _4 Driver Failure Monitor Channel _5 Driver Failure Monitor Channel _6 Driver Failure Monitor Channel _7  Automatic Transmit "All Ones" Pattern - Hardware Mode A "High" level on this pin enables the automatic transmission of an "All Ones" AMI pattern from the transmitter of any channel that the receiver of that channel has detected an LOS condition. A "Low" level on this pin disables this function.   |
| DMO_4 R5 DMO_5 P4 DMO_6 U17 DMO_7 V14  ATAOS T13  TRATIO L16   | ı | Driver Failure Monitor Channel _5 Driver Failure Monitor Channel _6 Driver Failure Monitor Channel _7  Automatic Transmit "All Ones" Pattern - Hardware Mode A "High" level on this pin enables the automatic transmission of an "All Ones" AMI pattern from the transmitter of any channel that the receiver of that channel has detected an LOS condition. A "Low" level on this pin disables this function.   |
| DMO_5 P4 DMO_6 U17 DMO_7 V14  ATAOS T13  PPCLK T13  TRATIO L16   | ı | Driver Failure Monitor Channel _6 Driver Failure Monitor Channel _7  Automatic Transmit "All Ones" Pattern - Hardware Mode A "High" level on this pin enables the automatic transmission of an "All Ones" AMI pattern from the transmitter of any channel that the receiver of that channel has detected an LOS condition. A "Low" level on this pin disables this function.   |
| DMO_6 U17 DMO_7 V14  ATAOS T13  μPCLK T13  TRATIO L16  | 1 | Driver Failure Monitor Channel _7  Automatic Transmit "All Ones" Pattern - Hardware Mode  A "High" level on this pin enables the automatic transmission of an "All Ones" AMI pattern from the transmitter of any channel that the receiver of that channel has detected an LOS condition. A "Low" level on this pin disables this function.  |
| DMO_7         V14           ATAOS         T13           μPCLK         T13           TRATIO         L16           INT         L16   | ı | Automatic Transmit "All Ones" Pattern - Hardware Mode  A "High" level on this pin enables the automatic transmission of an "All Ones" AMI pattern from the transmitter of any channel that the receiver of that channel has detected an LOS condition. A "Low" level on this pin disables this function.   |
| μPCLK T13  TRATIO L16  | I | A "High" level on this pin enables the automatic transmission of an "All Ones" AMI pattern from the transmitter of any channel that the receiver of that channel has detected an LOS condition. A "Low" level on this pin disables this function.  |
| μPCLK T13  TRATIO L16  INT L16   | ı | A "High" level on this pin enables the automatic transmission of an "All Ones" AMI pattern from the transmitter of any channel that the receiver of that channel has detected an LOS condition. A "Low" level on this pin disables this function.  |
| TRATIO L16   |   | tern from the transmitter of any channel that the receiver of that channel has detected an LOS condition. A "Low" level on this pin disables this function.  |
| TRATIO L16   |   | Note: All channels share the same ATAOS control function.  |
| TRATIO L16   |   |  |
| TRATIO L16   |   | Microprocessor Clock Input - Host mode   |
| Ī <b>NT</b> L16  |   | SEE"MICROPROCESSOR CLOCK INPUT - HOST MODE:" ON PAGE 14.   |
| Ī <b>NT</b> L16  |   | <b>NOTE:</b> This pin is internally pulled "Low" for asynchronous microprocessor interface when no clock is present.   |
|  | ı | Transmitter Transformer Ratio Select - Hardware mode   |
|  |   | In <b>external termination mode</b> (TXTSEL = 0), setting this pin "High" selects a transformer ratio of 1:2 for the transmitter. A "Low" on this pin sets the transmitter transformer ratio to 1:2.45. In the <b>internal termination mode</b> the transmitter transformer ratio is permanently set to 1:2 and the state of this pin is ignored.  Interrupt Output - Host mode  |
|  | 0 | This pin is asserted "Low" to indicate an alarm condition. SEE"INTERRUPT OUT-PUT - HOST MODE" ON PAGE 14.  |
| <b>DEGET</b> To  |   | <b>NOTE:</b> This pin is an open drain output and requires an external $10k\Omega$ pull-up resistor.   |
| RESET T8   | ı | Hardware Reset (Active "Low"):   |
|  |   | When this pin is tied "Low" for more than 10µs, the device is put in the reset state.  |
|  |   | Exar recommends initiating a Hardware reset upon power up.   |
|  |   | <b>Note:</b> This pin is internally pulled "High" with a $50k\Omega$ resistor.   |
| SR/DR K4   | 1 | Single-Rail/Dual-Rail Data Format:  Connect this pin "Low" to select transmit and receive data format in Dual-Rail mode. In this mode, HDB3 or B8ZS encoder and decoder are not available.   |





| SIGNAL NAME        | LEAD#    | Түре |  |                                     |                 | DESCRIPTION   |  |  |  |
|--------------------|----------|------|--|-------------------------------------|-----------------|---|--|--|--|
|                    |          |      | Loop-bac   | k Control P                         | ins, Bits [1:0  | 0] Channel_[7:0]  |  |  |  |
| LOOP1_0            | A10      | I    | Loop-bac   | Loop-back Control bit 1, Channel _0 |                 |   |  |  |  |
| LOOP0_0            | C10      |      | Loop-bac   | _oop-back Control bit 0, Channel _0 |                 |   |  |  |  |
| LOOP1_1            | A11      |      | Loop-bac   | .oop-back Control bit 1, Channel _1 |                 |   |  |  |  |
| LOOP0_1            | B10      |      | -  | oop-back Control bit 0, Channel _1  |                 |   |  |  |  |
| LOOP1_2            | C11      |      | •  |                                     | it 1, Channe    | <del></del>   |  |  |  |
| LOOP0_2            | D11      |      | -  |                                     | it 0, Channe    |   |  |  |  |
| LOOP1_3            | A12      |      | -  |                                     | it 1, Channe    |   |  |  |  |
| LOOP0_3            | B11      |      | =  |                                     | it 0, Channe    |   |  |  |  |
| LOOP1_4            | T7       |      | -  |                                     | it 1, Channe    |   |  |  |  |
| LOOP0_4            | U7       |      | -  |                                     | it 0, Channe    |   |  |  |  |
| LOOP1_5            | V7       |      | -  |                                     | it 1, Channe    |   |  |  |  |
| LOOP0_5            | V8       |      | -  |                                     | it 0, Channe    |   |  |  |  |
| LOOP1_6            | V9       |      | -  |                                     | oit 1, Channe   |   |  |  |  |
| LOOP0_6<br>LOOP1_7 | U8<br>U9 |      | Loop-back Control bit 0, Channel _6 Loop-back Control bit 1, Channel _7        |                                     |                 |   |  |  |  |
| LOOP1_7            | R7       |      | Loop-back Control bit 1, Channel _7 Loop-back Control bit 0, Channel _7        |                                     |                 |   |  |  |  |
| LOOF U_1           | 187      |      | In Hardware mode, these pins control the Loop-Back mode for each channel_n per |                                     |                 |   |  |  |  |
|                    |          |      | the following table.   |                                     |                 |   |  |  |  |
|                    |          |      |  | LOOP1_n                             | LOOP0_n         | MODE  |  |  |  |
|                    |          |      |  | 0                                   | 0               | Normal Mode No Loop-Back Channel_r  |  |  |  |
|                    |          |      | 0 1 Local Loop-Back Channel_n  |                                     |                 |   |  |  |  |
|                    |          |      | 1 0 Remote Loop-Back Channel_n   |                                     |                 |   |  |  |  |
|                    |          |      |  | 1                                   | 1               | Digital Loop-Back Channel_n   |  |  |  |
| A[1]               | A10      |      |  |                                     | A 17 01         | LD C D D DIT OF HEAD  |  |  |  |
| A[0]               | C10      |      | •  |                                     |                 | and Data Bus Pins D[7:0] - Host mode  |  |  |  |
| A[3]               | A11      |      |  |                                     |                 | dress and data bus pins. SEE"MICROPROCES-BUS PINS - HOST MODE:" ON PAGE 14. and |  |  |  |
| A[2]               | B10      |      |  |                                     |                 | rite Data Bus Pins - Host mode" on  |  |  |  |
| A[5]               | C11      |      | page 13.   |                                     |                 | atta _ atta i i i i i i i i i i i i i i i i i                                   |  |  |  |
| A[4]               | D11      |      |  |                                     | e internally nu | ılled "Low" with a 50k $\Omega$ resistor.                                       |  |  |  |
| A[7]               | A12      |      |  | piilo are                           | pu              |   |  |  |  |
| A[6]               | B11      |      |  |                                     |                 |   |  |  |  |
| D[7]               | T7       |      |  |                                     |                 |   |  |  |  |
| D[6]               | U7       |      |  |                                     |                 |   |  |  |  |
| D[5]               | V7       |      |  |                                     |                 |   |  |  |  |
| D[4]               | V8       |      |  |                                     |                 |   |  |  |  |
| D[3]               | V9       |      |  |                                     |                 |   |  |  |  |
| D[2]               | U8       |      |  |                                     |                 |   |  |  |  |
| D[1]               | U9       |      |  |                                     |                 |   |  |  |  |
| D[0]               | R7       |      |  |                                     |                 |   |  |  |  |

| SIGNAL NAME   | LEAD#  | Түре                 | DESCRIPTION   |
|---|--|----------------------|---|
| EQC4  | A6   | ı                    | Equalizer Control Input 4 - Hardware mode  This pin together with pins EQC[3:0] is used to control the transmit pulse shaping, transmit line build-out (LBO) and receive monitoring while operating at one of either the T1, E1 or J1 clock rates/modes. SEE"RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS" ON PAGE 30. for description of Transmit Equalizer Control bits.  Equalizer Control Input 3  Equalizer Control Input 2  Equalizer Control Input 1  Equalizer Control Input 0  |
| EQC3 EQC2 EQC1 EQC0  RDY_DTACK CS ALE_AS RD_DS WR_R/W | B7<br>A7<br>C7<br>D7<br>A6<br>B7<br>A7<br>C7 | O<br> <br> <br> <br> | <ol> <li>In Hardware mode all transmit channels share the same pulse setting controls function.</li> <li>All channels of an XRT83L38 must operate at the same clock rate, either the T1, E1 or J1 modes.</li> <li>In Host mode, these pins perform various microprocessor functions. SEE"MICROPROCESSOR INTERFACE" ON PAGE 12.</li> <li>NOTE: Internally pulled "Low" with a 50kΩ resistor.</li> </ol>  |
| RXTSEL  | U11  | 1                    | Receiver Termination Select In Hardware mode, when this pin is "Low" the receive line termination is determined only by an external resistor. When "High", the receive termination is realized by the internal resistor or the combination of internal and external resistors. These conditions are described in the table below.  **Note: In Hardware mode all channels share the same RXTSEL control function.**    RXTSEL   RX Termination   0   External   1   Internal   2   Internal   3   Internal   3   Internal   4   Internal   4   Internal   5   Internal   6   Inte |
| TXTSEL  | V11  | ı                    | Transmit Termination Select - Hardware Mode  When this pin is "Low" the transmit line termination is determined only by an external resistor. When "High", the transmit termination is realized only by the internal resistor.  TXTSEL TX Termination  0 External  1 Internal  Notes:  1. This pin is internally pulled "Low" with a 50kΩ resistor.  2. In Hardware mode all channels share the same TXTSEL control function.   |

| SIGNAL NAME        | LEAD#      | Түре |   |   | DESCRIPTION  | N   |  |  |
|--------------------|------------|------|---|---|--|---|--|--|
| TERSEL1<br>TERSEL0 | T11<br>R11 | I    | Termination Impedar<br>In the Hardware mode<br>SEL="1") TERSEL[1:0  | Termination Impedance Select bit 1: Termination Impedance Select bit 0: In the Hardware mode and in the internal termination mode (TXTSEL="1" and RXT-SEL="1") TERSEL[1:0] control the transmit and receive termination impedance according to the following table. |  |   |  |  |
|                    |            |      |   | TERSEL1   | TERSEL0  | Termination   |  |  |
|                    |            |      |   | 0   | 0  | 100Ω  |  |  |
|                    |            |      |   | 0   | 1  | 110Ω  |  |  |
|                    |            |      |   | 1   | 0  | 75Ω   |  |  |
|                    |            |      |   | 1   | 1  | 120Ω  |  |  |
|                    |            |      | In Hardware     In the extern used for the t  | resistors or bon of RXRES  ation mode ter respectively ternally pulled mode, all chal termination   | y the combina<br>1:0] pins).<br>he transforme<br>y with the tran<br>I "Low" with a<br>annels share | ation of internal at ratio of 1:2 and samitter output $A$ $50k\Omega$ resistor. the same TERS | and one fixed external d 1:1 is required for |  |
| TEST               | U12        | I    | Manufacturing Test: NOTE: For normal ope  | eration this pi   | n must be tied   | I to ground.  |  |  |
| īст                | V12        | I    | When this pin is tied "I circuit testing. Pulling RESET and IC This condition should in Note: This pin is interest. | Low", all outport  T pins "Low" so  | ut pins are for<br>simultaneously<br>ted during nor  | y will put the chip<br>mal operation.   |  |  |

## **POWER AND GROUND**

| SIGNAL NAME | LEAD# | Түре | DESCRIPTION                              |
|-------------|-------|------|--|
| TGND_0      | D3    | **** | Transmitter Analog Ground for Channel _0 |
| TGND_1      | F2    |      | Transmitter Analog Ground for Channel _1 |
| TGND_2      | E15   |      | Transmitter Analog Ground for Channel _2 |
| TGND_3      | C17   |      | Transmitter Analog Ground for Channel _3 |
| TGND_4      | R3    |      | Transmitter Analog Ground for Channel _4 |
| TGND_5      | P3    |      | Transmitter Analog Ground for Channel _5 |
| TGND_6      | T16   |      | Transmitter Analog Ground for Channel _6 |
| TGND_7      | R16   |      | Transmitter Analog Ground for Channel _7 |

| SIGNAL NAME | LEAD# | Түре | DESCRIPTION  |
|-------------|-------|------|--|
| TVDD_0      | E4    | **** | Transmitter Analog Positive Supply (3.3V ± 5%) for Channel _0        |
| TVDD_1      | F4    |      | Transmitter Analog Positive Supply (3.3V <u>+</u> 5%) for Channel _1 |
| TVDD_2      | F16   |      | Transmitter Analog Positive Supply (3.3V ± 5%) for Channel _2        |
| TVDD_3      | E17   |      | Transmitter Analog Positive Supply (3.3V ± 5%) for Channel _3        |
| TVDD_4      | R4    |      | Transmitter Analog Positive Supply (3.3V ± 5%) for Channel _4        |
| TVDD_5      | P1    |      | Transmitter Analog Positive Supply (3.3V ± 5%) for Channel _5        |
| TVDD_6      | N15   |      | Transmitter Analog Positive Supply (3.3V ± 5%) for Channel _6        |
| TVDD_7      | P15   |      | Transmitter Analog Positive Supply (3.3V ± 5%) for Channel _7        |
| RVDD_0      | C2    | **** | Receiver Analog Positive Supply (3.3V± 5%) for Channel _0            |
| RVDD_1      | E5    |      | Receiver Analog Positive Supply (3.3V± 5%) for Channel _1            |
| RVDD_2      | G16   |      | Receiver Analog Positive Supply (3.3V± 5%) for Channel _2            |
| RVDD_3      | D16   |      | Receiver Analog Positive Supply (3.3V± 5%) for Channel _3            |
| RVDD_4      | V2    |      | Receiver Analog Positive Supply (3.3V± 5%) for Channel _4            |
| RVDD_5      | N3    |      | Receiver Analog Positive Supply (3.3V± 5%) for Channel _5            |
| RVDD_6      | N17   |      | Receiver Analog Positive Supply (3.3V± 5%) for Channel _6            |
| RVDD_7      | U18   |      | Receiver Analog Positive Supply (3.3V± 5%) for Channel _7            |
| RGND_0      | D2    | **** | Receiver Analog Ground for Channel_0                                 |
| RGND_1      | G3    |      | Receiver Analog Ground for Channel_1                                 |
| RGND_2      | G17   |      | Receiver Analog Ground for Channel_2                                 |
| RGND_3      | D17   |      | Receiver Analog Ground for Channel_3                                 |
| RGND_4      | T2    |      | Receiver Analog Ground for Channel_4                                 |
| RGND_5      | M2    |      | Receiver Analog Ground for Channel_5                                 |
| RGND_6      | M17   |      | Receiver Analog Ground for Channel_6                                 |
| RGND_7      | R17   |      | Receiver Analog Ground for Channel_7                                 |
| AVDD Bias   | K17   | **** | Analog Positive Supply (3.3V± 5%)                                    |
| VDDPLL_1    | J3    |      | Analog Positive Supply for Master Clock Synthesizer PLL (3.3V± 5%)   |
| VDDPLL_2    | J2    |      | Analog Positive Supply for Master Clock Synthesizer PLL (3.3V± 5%)   |
| AGND Bias   | J17   | **** | Analog Ground  |
| GNDPLL_1    | K3    |      | Analog Ground for Master Clock Synthesizer PLL                       |
| GNDPLL_2    | L4    |      | Analog Ground for Master Clock Synthesizer PLL                       |
| DVDD_DRV    | R9    | **** | Digital Positive Supply (3.3V± 5%)                                   |
| DVDD_PRE    | U10   |      | Digital Positive Supply (3.3V± 5%)                                   |
| DVDD μP     | K18   |      | Digital Positive Supply (3.3V± 5%)                                   |
| DVDD_PRE    | D10   |      | Digital Positive Supply (3.3V± 5%)                                   |
| DVDD_DRV    | K15   |      | Digital Positive Supply (3.3V± 5%)                                   |
| DVDD        | A9    |      | Digital Positive Supply (3.3V± 5%)                                   |
| DGND_PRE    | R8    | **** | Digital Ground   |
| DGND_DRV    | Т9    |      | Digital Ground   |
| DGND µP     | H17   |      | Digital Ground   |
| DGND        | B9    |      | Digital Ground   |
| DGND_DRV    | D8    |      | Digital Ground   |
| DGND_PRE    | C9    |      | Digital Ground   |





## PINS ONLY AVAILABLE IN BGA PACKAGE

| SIGNAL NAME | LEAD# | Түре | DESCRIPTION  |
|-------------|-------|------|--|
| DVDD_DRV    | J4    | **** | Digital Positive Supply (3.3V± 5%)   |
| DVDD_DRV    | D9    |      | Digital Positive Supply (3.3V± 5%)   |
| DGND_DRV    | G15   | **** | Digital Ground   |
| DGND_DRV    | K2    |      | Digital Ground   |
| RXON        | K16   | I    | Receiver On - Harware Mode  Writing a "1" to this pin in Hardware mode turns on the Receive Sections of all channels. Writing a "0" shuts off the Receiver Sections of all channels. |
| NC1         | A1    | **** | No Connect Pins  |
| NC2         | V1    |      |  |
| NC3         | V18   |      |  |
| NC4         | A18   |      |  |
| NC5         | B1    |      |  |
| NC6         | E1    |      |  |
| NC7         | N1    |      |  |
| NC8         | R1    |      |  |
| NC9         | P18   |      |  |
| NC10        | N18   |      |  |
| NC11        | E18   |      |  |
| NC12        | B18   |      |  |

### **FUNCTIONAL DESCRIPTION**

The XRT83SL38 is a fully integrated short-haul transceiver intended for T1, J1 or E1 systems. Simplified block diagrams of the chip are shown in **Figure 1**, **Host** mode and **Figure 2**, **Hardware** mode.

In T1 applications, the XRT83SL38 can generate five transmit pulse shapes to meet the short-haul Digital Cross-connect (DSX-1) template requirement. The operation and configuration of the XRT83SL38 can be controlled through a parallel microprocessor **Host** interface or **Hardware** control.

#### MASTER CLOCK GENERATOR

Using a variety of external clock sources, the on-chip frequency synthesizer generates the T1 (1.544MHz) or E1 (2.048MHz) master clocks necessary for the transmit pulse shaping and receive clock recovery circuit.

There are two master clock inputs MCLKE1 and MCLKT1. In systems where both T1 and E1 master clocks are available these clocks can be connected to the respective pins. All channels of a given XRT83Sl38 must be operated at the same clock rate, either T1, E1 or J1 modes.

In systems that have only one master clock source available (E1 or T1), that clock should be connected to both MCLKE1 and MCLKT1 inputs for proper operation. T1 or E1 master clocks can be generated from 8kHz, 16kHz, 56kHz, 64kHz, 128kHz and 256kHz external clocks under the control of CLKSEL[2:0] inputs according to Table 1.

**NOTE:** EQC[4:0] determine the T1/E1 operating mode. See **Table 5** for details.

FIGURE 3. TWO INPUT CLOCK SOURCE





FIGURE 4. ONE INPUT CLOCK SOURCE



RFV 1.0.2

**TABLE 1: MASTER CLOCK GENERATOR** 

| MCLKE1<br>ĸHz | MCLKT1<br>ĸHz | CLKSEL2 | CLKSEL1 | CLKSEL0 | MCLKRATE | MASTER CLOCK<br>KHZ |
|---------------|---------------|---------|---------|---------|----------|---------------------|
| 2048          | 2048          | 0       | 0       | 0       | 0        | 2048                |
| 2048          | 2048          | 0       | 0       | 0       | 1        | 1544                |
| 2048          | 1544          | 0       | 0       | 0       | 0        | 2048                |
| 1544          | 1544          | 0       | 0       | 1       | 1        | 1544                |
| 1544          | 1544          | 0       | 0       | 1       | 0        | 2048                |
| 2048          | 1544          | 0       | 0       | 1       | 1        | 1544                |
| 8             | х             | 0       | 1       | 0       | 0        | 2048                |
| 8             | х             | 0       | 1       | 0       | 1        | 1544                |
| 16            | х             | 0       | 1       | 1       | 0        | 2048                |
| 16            | х             | 0       | 1       | 1       | 1        | 1544                |
| 56            | х             | 1       | 0       | 0       | 0        | 2048                |
| 56            | х             | 1       | 0       | 0       | 1        | 1544                |
| 64            | х             | 1       | 0       | 1       | 0        | 2048                |
| 64            | х             | 1       | 0       | 1       | 1        | 1544                |
| 128           | х             | 1       | 1       | 0       | 0        | 2048                |
| 128           | х             | 1       | 1       | 0       | 1        | 1544                |
| 256           | х             | 1       | 1       | 1       | 0        | 2048                |
| 256           | х             | 1       | 1       | 1       | 1        | 1544                |

In **Host** mode the programming is achieved through the corresponding interface control bits, the state of the CLKSEL[2:0] control bits and the state of the MCLKRATE interface control bit.

### **RECEIVER**

#### RECEIVER INPUT

At the receiver input, a cable attenuated AMI signal can be coupled to the receiver through a capacitor or a 1:1 transformer. The input signal is first applied to a selective equalizer for signal conditioning. The maximum equalizer gain is up to 36 dB for both T1 and E1 modes. The equalized signal is subsequently applied to a peak detector which in turn controls the equalizer settings and the data slicer. The slicer threshold for both E1 and T1 is typically set at 50% of the peak amplitude at the equalizer output. After the slicers, the digital representation of the AMI signals are applied to the clock and data recovery circuit. The recovered data subsequently goes through the jitter attenuator and decoder (if selected) for HDB3 or B8ZS decoding before being applied to the RPOS\_n/RDATA\_n and RNEG\_n/LCV\_n pins. Clock recovery is accomplished by a digital phase-locked loop (DPLL) which does not require any external components and can tolerate high levels of input jitter that meets or exceeds the ITU-G.823 and TR-TSY000499 standards.

#### RECEIVE MONITOR MODE

In applications where Monitor mode is desired, the equalizer can be configured in a gain mode which handles input signals attenuated resistively up to 29dB, along with 0 to 6dB cable attenuation for both T1 and E1 applications, refer to **Table 5** for details. This feature is available in both **Hardware** and **Host** modes.

#### RECEIVER LOSS OF SIGNAL (RLOS)

For compatibility with ITU G.775 requirements, the RLOS monitoring function is implemented using both analog and digital detection schemes. If the analog RLOS condition occurs, a digital detector is activated to count for 32 consecutive zeros in E1 (4096 bits in Extended Los mode, EXLOS = "1") or 175 consecutive zeros in T1 before RLOS is asserted. RLOS is cleared when the input signal rises +3dB (built in hysteresis) above the point at which it was declared and meets 12.5% ones density of 4 ones in a 32 bit window, with no more than 16 consecutive zeros for E1. In T1 mode, RLOS is cleared when the input signal rises +3dB (built in hysteresis) above the point at which it was declared and contains 16 ones in a 128 bit window with no more than 100 consecutive zeros in the data stream. When loss of signal occurs, RLOS register indication and register status will change. If the RLOS register enable is set high (enabled), the alarm will trigger an interrupt causing the interrupt pin (INT) to go low. Once the alarm status register has been read, it will automatically reset upon read (RUR), and the INT pin will return high.

#### **Analog RLOS**


### Setting the Receiver Inputs to -15dB T1/E1 Short Haul Mode

By setting the receiver inputs to -15dB T1/E1 short haul mode, the equalizer will detect the incoming amplitude and make adjustments by adding gain up to a maximum of +15dB normalizing the T1/E1 input signal.

NOTE: This is the only setting that refers to cable loss (frequency), not flat loss (resistive).

Once the T1/E1 input signal has been normalized to 0dB by adding the maximum gain (+15dB), the receiver will declare RLOS if the signal is attenuated by an additional -9dB. The total cable loss at RLOS declaration is typically -24dB (-15dB + -9dB). A 3dB hysteresis was designed so that transients will not trigger the RLOS to clear. Therefore, the RLOS will typically clear at a total cable attenuation of -21dB. See **Figure 5** for a simplified diagram.

FIGURE 5. SIMPLIFIED DIAGRAM OF -15dB T1/E1 SHORT HAUL MODE AND RLOS CONDITION



#### Setting the Receiver Inputs to -29dB T1/E1 Gain Mode


By setting the receiver inputs to -29dB T1/E1 gain mode, the equalizer will detect the incoming amplitude and make adjustments by adding gain up to a maximum of +29dB normalizing the T1/E1 input signal.

Note: This is the only setting that refers to flat loss (resistive). All other modes refer to cable loss (frequency).



Once the T1/E1 input signal has been normalized to 0dB by adding the maximum gain (+29dB), the receiver will declare RLOS if the signal is attenuated by an additional -9dB. The total cable loss at RLOS declaration is typically -38dB (-29dB + -9dB). A 3dB hysteresis was designed so that transients will not trigger the RLOS to clear. Therefore, the RLOS will typically clear at a total flat loss of -35dB. See **Figure 6** for a simplified diagram.

FIGURE 6. SIMPLIFIED DIAGRAM OF -29dB T1/E1 GAIN MODE AND RLOS CONDITION




#### RECEIVE HDB3/B8ZS DECODER

The Decoder function is available in both **Hardware** and **Host** modes on a per channel basis by controlling the TNEG\_n/CODES\_n pin or the CODES\_n interface bit. The decoder function is only active in single-rail Mode. When selected, receive data in this mode will be decoded according to HDB3 rules for E1 and B8ZS for T1 systems. Bipolar violations that do not conform to the coding scheme will be reported as Line Code Violation at the RNEG\_n/LCV\_n pin of each channel. The length of the LCV pulse is one RCLK cycle for each code violation. In E1mode only, an excessive number of zeros in the receive data stream is also reported as an error at the same output pin. If AMI decoding is selected in single rail mode, every bipolar violation in the receive data stream will be reported as an error at the RNEG\_n/LCV\_n pin.

### RECOVERED CLOCK (RCLK) SAMPLING EDGE

This feature is available in both **Hardware** and **Host** modes on a global basis. In **Host** mode, the sampling edge of RCLK output can be changed through the interface control bit RCLKE. If a "1" is written in the RCLKE interface bit, receive data output at RPOS\_n/RDATA\_n and RNEG\_n/LCV\_n are updated on the falling edge of RCLK for all eight channels. Writing a "0" to the RCLKE register, updates the receive data on the rising edge of RCLK. In **Hardware** mode the same feature is available under the control of the RCLKE pin.

FIGURE 7. RECEIVE CLOCK AND OUTPUT DATA TIMING



#### JITTER ATTENUATOR

To reduce phase and frequency jitter in the recovered clock, the jitter attenuator can be placed in the receive signal path. The jitter attenuator uses a data FIFO (First In First Out) with a programmable depth that can vary between 2x32 and 2x64. The jitter attenuator can also be placed in the transmit signal path or disabled altogether depending upon system requirements. The jitter attenuator, other than using the master clock as reference, requires no external components. With the jitter attenuator selected, the typical throughput delay from input to output is 16 bits for 32 bit FIFO size or 32 bits for 64 bit FIFO size. When the read and write pointers of the FIFO in the jitter attenuator are within two bits of over-flowing or under-flowing, the bandwidth of the jitter attenuator is widened to track the short term input jitter, thereby avoiding data corruption. When this situation occurs, the jitter attenuator will not attenuate input jitter until the read/write pointer's position is outside the two bits window. Under normal condition, the jitter transfer characteristic meets the narrow bandwidth requirement as specified in ITU- G.736, ITU- I.431 and AT&T Pub 62411 standards.

In T1 mode the Jitter Attenuator Bandwidth is always set to 3Hz. In E1 mode, the bandwidth can be reduced through the JABW control signal. When JABW is set "High" the bandwidth of the jitter attenuator is reduced from 10Hz to 1.5Hz. Under this condition the FIFO length is automatically set to 64 bits and the 32 bits FIFO length will not be available in this mode. Jitter attenuator controls are available on a per channel basis in the **Host** mode and on a global basis in the **Hardware** mode.

## GAPPED CLOCK (JA MUST BE ENABLED IN THE TRANSMIT PATH)

The XRT83SL38 LIU is ideal for multiplexer or mapper applications where the network data crosses multiple timing domains. As the higher data rates are de-multiplexed down to T1 or E1 data, stuffing bits are removed which can leave gaps in the incoming data stream. If the jitter attenuator is enabled in the transmit path, the 32-Bit or 64-Bit FIFO is used to smooth the gapped clock into a steady T1 or E1 output. The maximum gap width of the 8-Channel LIU is shown in **Table 2**.

TABLE 2: MAXIMUM GAP WIDTH FOR MULTIPLEXER/MAPPER APPLICATIONS


| FIFO DEPTH | MAXIMUM GAP WIDTH |
|------------|-------------------|
| 32-Bit     | 20 UI             |
| 64-Bit     | 50 UI             |

Note: If the LIU is used in a loop timing system, the jitter attenuator should be enabled in the receive path.

#### ARBITRARY PULSE GENERATOR FOR T1 AND E1

The arbitrary pulse generator divides the pulse into eight individual segments. Each segment is set by a 7-Bit binary word by programming the appropriate channel register. This allows the system designer to set the overshoot, amplitude, and undershoot for a unique line build out. The MSB (bit 7) is a sign-bit. If the sign-bit is set to "1", the segment will move in a positive direction relative to a flat line (zero) condition. If this sign-bit is set to "0", the segment will move in a negative direction relative to a flat line condition. A pulse with numbered segments is shown in **Figure 8**.

FIGURE 8. ARBITRARY PULSE SEGMENT ASSIGNMENT



By default, the arbitrary segments are programmed to 0x00h. The transmitter outputs will result in an all zero pattern to the line. For E1 arbitrary mode, see global register 0xC0h.

### **TRANSMITTER**

#### DIGITAL DATA FORMAT


Both the transmitter and receiver can be configured to operate in dual or single-rail data formats. This feature is available under both **Hardware** and **Host** control modes, on a global basis. The dual or single-rail data format is determined by the state of the SR/DR pin in **Hardware** mode or SR/DR interface bit in the **Host** mode. In single-rail mode, transmit clock and NRZ data are applied to TCLK\_n and TPOS\_n/TDATA\_n pins respectively. In single-rail and **Hardware** mode the TNEG\_n/CODES\_n input can be used as the CODES function. With TNEG\_n/CODES\_n tied "Low", HDB3 or B8ZS encoding and decoding are enabled for E1 and T1 modes respectively. With TNEG\_n/CODES\_n tied "High", the AMI coding scheme is selected. In both dual or single-rail modes of operations, the transmitter converts digital input data to a bipolar format before being transmitted to the line.

#### TRANSMIT CLOCK (TCLK) SAMPLING EDGE

Serial transmit data at TPOS\_n/TDATA\_n and TNEG\_n/CODES\_n are clocked into the XRT83SL38 under the synchronization of TCLK\_n. With a "0" written to the TCLKE interface bit, or by pulling the TCLKE pin "Low", input data is sampled on the falling edge of TCLK\_n. The sampling edge is inverted with a "1" written to TCLKE interface bit, or by connecting the TCLKE pin "High".



FIGURE 9. TRANSMIT CLOCK AND INPUT DATA TIMING



### TRANSMIT HDB3/B8ZS ENCODER

The Encoder function is available in both **Hardware** and **Host** modes on a per channel basis by controlling the TNEG\_n/CODES\_n pin or CODES interface bit. The encoder is only available in single-rail mode. In E1 mode and with HDB3 encoding selected, any sequence with four or more consecutive zeros in the input serial data from TPOS\_n/TDATA\_n, will be removed and replaced with 000V or B00V, where "B" indicates a pulse conforming with the bipolar rule and "V" representing a pulse violating the rule. An example of HDB3 Encoding is shown in **Table 3**. In a T1 system, an input data sequence with eight or more consecutive zeros will be removed and replaced using the B8ZS encoding rule. An example of Bipolar with 8 Zero Substitution (B8ZS) encoding scheme is shown in **Table 4**. Writing a "1" into the CODES\_n interface bit or connecting the TNEG\_n/CODES\_n pin to a "High" level selects the AMI coding for both E1 or T1 systems.

TABLE 3: EXAMPLES OF HDB3 ENCODING

|              | NUMBER OF PULSE BEFORE NEXT 4 ZEROS | NEXT 4 BITS |
|--------------|-------------------------------------|-------------|
| Input        |                                     | 0000        |
| HDB3 (case1) | odd                                 | V000        |
| HDB3 (case2) | even                                | B00V        |

TABLE 4: EXAMPLES OF B8ZS ENCODING

| Case 1     | PRECEDING PULSE | NEXT 8 BITS |
|------------|-----------------|-------------|
| Input      | +               | 00000000    |
| B8ZS       |                 | 000VB0VB    |
| AMI Output | +               | 000+ -0- +  |
|            |                 |             |
| Case 2     |                 |             |
| Input      | -               | 00000000    |
| B8ZS       |                 | 000VB0VB    |
| AMI Output | -               | 000- +0+ -  |

### **DRIVER FAILURE MONITOR (DMO)**



The driver monitor circuit is used to detect transmit driver failure by monitoring the activities at TTIP and TRING outputs. Driver failure may be caused by a short circuit in the primary transformer or system problems at the transmit input. If the transmitter of a channel has no output for more than 128 clock cycles, the corresponding DMO pin goes "High" and remains "High" until a valid transmit pulse is detected. In **Host** mode, the failure of the transmit channel is reported in the corresponding interface bit. If the DMOIE bit is also enabled, any transition on the DMO interface bit will generate an interrupt. The driver failure monitor is supported in both **Hardware** and **Host** modes on a per channel basis.

### TRANSMIT PULSE SHAPER & LINE BUILD OUT (LBO) CIRCUIT

The transmit pulse shaper circuit uses the high speed clock from the Master timing generator to control the shape and width of the transmitted pulse. The internal high-speed timing generator eliminates the need for a tightly controlled transmit clock (TCLK) duty cycle. With the jitter attenuator not in the transmit path, the transmit output will generate no more than 0.025Unit Interval (UI) peak-to-peak jitter. In **Hardware** mode, the state of the A[4:0]/EQC[4:0] pins determine the transmit pulse shape for all eight channels. In **Host** mode transmit pulse shape can be controlled on a per channel basis using the interface bits EQC[4:0]. The chip supports five fixed transmit pulse settings for T1 Short-haul applications plus a fully programmable waveform generator for arbitrary transmit output pulse shapes (The arbitrary pulse generators are available for both T1 and E1). The choice of the transmit pulse shape and LBO under the control of the interface bits are summarized in **Table 5**. For CSU LBO transmit pulse design information, refer to ANSI T1.403-1993 Network-to-Customer Installation specification, Annex-E.

**Note:** EQC[4:0] determine the T1/E1 operating mode of the XRT83SL38. When EQC4 = "1" and EQC3 = "1", the XRT83SL38 is in the E1 mode, otherwise it is in the T1/J1 mode. For details on how to enable the E1 arbitrary mode, see global register 0xC0h.

TABLE 5: RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS

| EQC4 | EQC3 | EQC2 | EQC1 | EQC0 | E1/T1 MODE & RECEIVE SENSITIVITY | TRANSMIT LBO        | CABLE    | CODING |
|------|------|------|------|------|----------------------------------|---------------------|----------|--------|
| 0    | 1    | 0    | 0    | 0    | T1 Short Haul/15dB               | 0-133 ft./ 0.6dB    | 100Ω/ TP | B8ZS   |
| 0    | 1    | 0    | 0    | 1    | T1 Short Haul/15dB               | 133-266 ft./ 1.2dB  | 100Ω/ TP | B8ZS   |
| 0    | 1    | 0    | 1    | 0    | T1 Short Haul/15dB               | 266-399 ft./ 1.8dB  | 100Ω/ TP | B8ZS   |
| 0    | 1    | 0    | 1    | 1    | T1 Short Haul/15dB               | 399-533 ft./ 2.4dB  | 100Ω/ TP | B8ZS   |
| 0    | 1    | 1    | 0    | 0    | T1 Short Haul/15dB               | 533-655 ft./ 3.0dB  | 100Ω/ TP | B8ZS   |
| 0    | 1    | 1    | 0    | 1    | T1 Short Haul/15dB               | Arbitrary Pulse     | 100Ω/ TP | B8ZS   |
|      |      |      |      |      |                                  |                     |          |        |
| 0    | 1    | 1    | 1    | 0    | T1 Gain Mode/29dB                | 0-133 ft./ 0.6dB    | 100Ω/ TP | B8ZS   |
| 0    | 1    | 1    | 1    | 1    | T1 Gain Mode/29dB                | 133-266 ft./ 1.2dB  | 100Ω/ TP | B8ZS   |
| 1    | 0    | 0    | 0    | 0    | T1 Gain Mode/29dB                | 266-399 ft./ 1.8dB  | 100Ω/ TP | B8ZS   |
| 1    | 0    | 0    | 0    | 1    | T1 Gain Mode/29dB                | 399-533 ft./ 2.4dB  | 100Ω/ TP | B8ZS   |
| 1    | 0    | 0    | 1    | 0    | T1 Gain Mode/29dB                | 533-655 ft./ 3.0dB  | 100Ω/ TP | B8ZS   |
| 1    | 0    | 0    | 1    | 1    | T1 Gain Mode/29dB                | Arbitrary Pulse     | 100Ω/ TP | B8ZS   |
|      |      |      |      |      |                                  |                     |          |        |
| 1    | 1    | 1    | 0    | 0    | E1 Short Haul                    | ITU G.703/Arbitrary | 75Ω Coax | HDB3   |
| 1    | 1    | 1    | 0    | 1    | E1 Short Haul                    | ITU G.703/Arbitrary | 120Ω TP  | HDB3   |
|      |      |      |      |      |                                  |                     |          |        |

TABLE 5: RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS

| EQC4 | EQC3 | EQC2 | EQC1 | EQC0 | E1/T1 MODE & RECEIVE<br>SENSITIVITY | TRANSMIT LBO        | CABLE    | Coding |
|------|------|------|------|------|-------------------------------------|---------------------|----------|--------|
| 1    | 1    | 1    | 1    | 0    | E1 Gain Mode                        | ITU G.703/Arbitrary | 75Ω Coax | HDB3   |
| 1    | 1    | 1    | 1    | 1    | E1 Gain Mode                        | ITU G.703/Arbitrary | 120Ω TP  | HDB3   |

## TRANSMIT AND RECEIVE TERMINATIONS

The XRT83SL38 is a versatile LIU that can be programmed to use one Bill of Materials (BOM) for worldwide applications for T1, J1 and E1. For specific applications the internal terminations can be disabled to allow the use of existing components and/or designs.

### **RECEIVER (CHANNELS 0 - 7)**

### INTERNAL RECEIVE TERMINATION MODE


In **Hardware** mode, RXTSEL (Pin 83) can be tied "High" to select internal termination mode for all receive channels or tied "Low" to select external termination mode. Individual channel control can only be done in **Host** mode. By default the XRT83SL38 is set for external termination mode at power up or at **Hardware** reset.

**TABLE 6: RECEIVE TERMINATION CONTROL** 

| RXTSEL | RX TERMINATION |
|--------|----------------|
| 0      | EXTERNAL       |
| 1      | INTERNAL       |

In **Host** mode, bit 7 in the appropriate channel register, (**Table 20**, "**Microprocessor Register #1**, **Bit Description**," on page 52), is set "High" to select the internal termination mode for that specific receive channel.

FIGURE 10. SIMPLIFIED DIAGRAM FOR THE INTERNAL RECEIVE AND TRANSMIT TERMINATION MODE



## **XRT83SL38**



## OCTAL T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. 1.0.2

If the internal termination mode (RXTSEL = "1") is selected, the effective impedance for E1, T1 or J1 can be achieved either with an internal resistor or a combination of internal and external resistors as shown in **Table 7**.

NOTE: In Hardware mode, pins RXRES[1:0] control all channels.



**TABLE 7: RECEIVE TERMINATIONS** 

| RXTSEL | TERSEL1 | TERSEL0 | RXRES1 | RXRES0 | R <sub>ext</sub> | R <sub>int</sub> | Mode     |
|--------|---------|---------|--------|--------|------------------|------------------|----------|
| 0      | х       | Х       | Х      | х      | R <sub>ext</sub> | ∞                | T1/E1/J1 |
| 1      | 0       | 0       | 0      | 0      | ~                | 100Ω             | T1       |
| 1      | 0       | 1       | 0      | 0      | ~                | 110Ω             | J1       |
| 1      | 1       | 0       | 0      | 0      | ∞                | 75Ω              | E1       |
| 1      | 1       | 1       | 0      | 0      | ~                | 120Ω             | E1       |
| 1      | 0       | 0       | 0      | 1      | 240Ω             | 172Ω             | T1       |
| 1      | 0       | 1       | 0      | 1      | 240Ω             | 204Ω             | J1       |
| 1      | 1       | 0       | 0      | 1      | 240Ω             | 108Ω             | E1       |
| 1      | 1       | 1       | 0      | 1      | 240Ω             | 240Ω             | E1       |
| 1      | 0       | 0       | 1      | 0      | 210Ω             | 192Ω             | T1       |
| 1      | 0       | 1       | 1      | 0      | 210Ω             | 232Ω             | J1       |
| 1      | 1       | 0       | 1      | 0      | 210Ω             | 116Ω             | E1       |
| 1      | 1       | 1       | 1      | 0      | 210Ω             | 280Ω             | E1       |
| 1      | 0       | 0       | 1      | 1      | 150Ω             | 300Ω             | T1       |
| 1      | 0       | 1       | 1      | 1      | 150Ω             | 412Ω             | J1       |
| 1      | 1       | 0       | 1      | 1      | 150Ω             | 150Ω             | E1       |
| 1      | 1       | 1       | 1      | 1      | 150Ω             | 600Ω             | E1       |

**Figure 11** is a simplified diagram for T1 (100 $\Omega$ ) in the external receive and transmit termination mode. **Figure 12** is a simplified diagram for E1 (75 $\Omega$ ) in the external receive and transmit /.termination mode.

FIGURE 11. SIMPLIFIED DIAGRAM FOR T1 IN THE EXTERNAL TERMINATION MODE (RXTSEL= 0)







FIGURE 12. SIMPLIFIED DIAGRAM FOR E1 IN EXTERNAL TERMINATION MODE (RXTSEL= 0)



## TRANSMITTER (CHANNELS 0 - 7)

#### TRANSMIT TERMINATION MODE

In **Hardware** mode, TXTSEL (Pin 84) can be tied "High" to select internal termination mode for all transmit channels or tied "Low" for external termination. Individual channel control can be done only in **Host** mode. In **Host** mode, bit 6 in the appropriate register for a given channel is set "High" to select the internal termination mode for that specific transmit channel, see **Table 20**, "**Microprocessor Register #1**, **Bit Description**," **on page 52**.

**TABLE 8: TRANSMIT TERMINATION CONTROL** 

| TXTSEL | TX TERMINATION | TX TRANSFORMER RATIO |
|--------|----------------|----------------------|
| 0      | EXTERNAL       | 1:2.45               |
| 1      | INTERNAL       | 1:2                  |

For internal termination, the transformer turns ratio is always 1:2. In internal mode, no external resistors are used. An external capacitor of  $0.68\mu F$  is used for proper operation of the internal termination circuitry, see Figure 10.

**TABLE 9: TERMINATION SELECT CONTROL** 

| TERSEL1 | TERSEL0 | TERMINATION |
|---------|---------|-------------|
| 0       | 0       | 100Ω        |
| 0       | 1       | 110Ω        |
| 1       | 0       | 75Ω         |
| 1       | 1       | 120Ω        |

### EXTERNAL TRANSMIT TERMINATION MODE

By default the XRT83SL38 is set for external termination mode at power up or at Hardware reset.

When external transmit termination mode is selected, the internal termination circuitry is disabled. The value of the external resistors is chosen for a specific application according to the turns ratio selected by TRATIO (Pin 127) in **Hardware** mode or bit 0 in the appropriate register for a specific channel in **Host** mode, see **Table 10** and **Table 22**, "Microprocessor Register #3, Bit Description," on page 56. Figure 11 is a simplified block



diagram for T1 (100 $\Omega$ ) in the external termination mode. Figure 12 is a simplified block diagram for E1 (75 $\Omega$ ) in the external termination mode.

**TABLE 10: TRANSMIT TERMINATION CONTROL** 

| TRATIO | TURNS RATIO |
|--------|-------------|
| 0      | 1:2.45      |
| 1      | 1:2         |

Table 11 summarizes the transmit terminations.

**TABLE 11: TRANSMIT TERMINATIONS** 

|                           | TERSEL1 | TERSEL0 | TXTSEL     | TRATIO | $R_{int} \Omega$  | n  | $R_{ext} \Omega$ | C <sub>ext</sub> |  |
|---------------------------|---------|---------|------------|--------|-------------------|--|------------------|------------------|--|
|                           |         |         | 0=EXTERNAL |        | SET BY<br>CONTROL | n, R <sub>ext</sub> , and C <sub>ext</sub> are suggested |                  |                  |  |
|                           |         |         | 1=INTERNAL |        | BITS              | SE   | TTINGS           |                  |  |
|                           | T       | 1       |            |        |                   |  | T                |                  |  |
| T4                        | 0       | 0       | 0          | 0      | 0Ω                | 2.45   | 3.1Ω             | 0                |  |
| T1<br>100 Ω               | 0       | 0       | 0          | 1      | $\Omega$          | 2  | 3.1Ω             | 0                |  |
|                           | 0       | 0       | 1          | х      | 12.5Ω             | 2  | Ω0               | 0.68μF           |  |
|                           |         |         |            |        |                   |  |                  |                  |  |
|                           | 0       | 1       | 0          | 0      | 0Ω                | 2.45   | 3.1Ω             | 0                |  |
| J1<br>110 Ω               | 0       | 1       | 0          | 1      | 0Ω                | 2  | 3.1Ω             | 0                |  |
|                           | 0       | 1       | 1          | х      | 13.75Ω            | 2  | 0Ω               | 0.68μF           |  |
|                           |         |         |            |        |                   |  |                  |                  |  |
|                           | 1       | 0       | 0          | 0      | 0Ω                | 2.45   | 6.2Ω             | 0                |  |
| <b>E1</b><br>75 Ω         | 1       | 0       | 0          | 1      | 0Ω                | 2  | 9.1Ω             | 0                |  |
|                           | 1       | 0       | 1          | х      | 9.4Ω              | 2  | 0Ω               | 0.68μF           |  |
|                           |         |         |            |        |                   |  |                  |                  |  |
|                           | 1       | 1       | 0          | 0      | 0Ω                | 2.45   | 6.2Ω             | 0                |  |
| <b>E1</b><br><b>120</b> Ω | 1       | 1       | 0          | 1      | 0Ω                | 2  | 9.1Ω             | 0                |  |
|                           | 1       | 1       | 1          | х      | 15Ω               | 2  | 0Ω               | 0.68μF           |  |

#### **REDUNDANCY APPLICATIONS**

Telecommunication system design requires signal integrity and reliability. When a T1/E1 primary line card has a failure, it must be swapped with a backup line card while maintaining connectivity to a backplane without losing data. System designers can achieve this by implementing common redundancy schemes with the XRT83SL38 Line Interface Unit (LIU). The XRT83SL38 offers features that are tailored to redundancy applications while reducing the number of components and providing system designers with solid reference designs. These features allow system designers to implement redundancy applications that ensure reliability. The Internal Impedance mode eliminates the need for external relays when using the 1:1 and 1+1 redundancy schemes.

#### **XRT83SL38**



### OCTAL T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. 1.0.2

#### PROGRAMMING CONSIDERATIONS

In many applications switching the control of the transmitter outputs and the receiver line impedance to **hardware** control will provide faster transmitter ON/OFF switching.

In **Host** Mode, there are two bits in register 130 (82H) that control the transmitter outputs and the Rx line impedance select, TXONCNTL (Bit 7) and TERCNTL (Bit 6).

Setting bit-7 (TXONCNTL) to a "1" transfers the control of the Transmit On/Off function to the TXON\_n **Hardware** control pins. (Pins 90 through 93 and pins 169 through 172).

Setting bit-6 (TERCNTL) to a "1" transfers the control of the Rx line impedance select (RXTSEL) to the RXTSEL **Hardware** control pin (pin 83).

Either mode works well with redundancy applications. The user can determine which mode has the fastest switching time for a unique application.

#### TYPICAL REDUNDANCY SCHEMES

- ·1:1 One backup card for every primary card (Facility Protection)
- ·1+1 One backup card for every primary card (Line Protection)
- ·N+1One backup card for N primary cards

#### 1:1 REDUNDANCY

A 1:1 facility protection redundancy scheme has one backup card for every primary card. When using 1:1 redundancy, the backup card has its transmitters tri-stated and its receivers in high impedance. This eliminates the need for external relays and provides one bill of materials for all interface modes of operation. The transmit and receive sections of the LIU device are described separately.

#### 1+1 REDUNDANCY

A 1+1 line protection redundancy scheme has one backup card for every primary card, and the receivers on the backup card are monitoring the receiver inputs. Therefore, the receivers on both cards need to be active. The transmit outputs require no external resistors. The transmit and receive sections of the LIU device are described separately.


#### TRANSMIT 1:1 & 1+1 REDUNDANCY

For 1:1 and 1+1 redundancy, the transmitters on the primary and backup card should be programmed for Internal Impedance mode. The transmitters on the backup card should be tri-stated. Select the appropriate impedance for the desired mode of operation, T1/E1/J1. A 0.68uF capacitor is used in series with TTIP for blocking DC bias. See **Figure 13** for a simplified block diagram of the transmit section for 1:1 and 1+1 redundancy scheme.

**NOTE:** For simplification, the over voltage protection circuitry was omitted.

REV. 1.0.2

#### FIGURE 13. SIMPLIFIED BLOCK DIAGRAM OF THE TRANSMIT SECTION FOR 1:1 & 1+1 REDUNDANCY




#### **RECEIVE 1:1 & 1+1 REDUNDANCY**

For 1:1 and 1+1 redundancy, the receivers on the primary card should be programmed for Internal Impedance mode. The receivers on the backup card should be programmed for External Impedance mode. Since there is no external resistor in the circuit, the receivers on the backup card will be high impedance. This key design feature eliminates the need for relays and provides one bill of materials for all interface modes of operation. Select the impedance for the desired mode of operation, T1/E1/J1. To swap the primary card, set the backup card to Internal Impedance mode, then the primary card to External Impedance mode. See **Figure 14** for a simplified block diagram of the receive section for a 1:1 and 1+1 redundancy scheme.

**Note:** For simplification, the over voltage protection circuitry was omitted.

FIGURE 14. SIMPLIFIED BLOCK DIAGRAM - RECEIVE SECTION FOR 1:1 AND 1+1 REDUNDANCY



**N+1 REDUNDANCY** 


N+1 redundancy has one backup card for N primary cards. Due to impedance mismatch and signal contention, external relays are necessary when using this redundancy scheme. The advantage of relays is that they create complete isolation between the primary cards and the backup card. This allows all transmitters and receivers on the primary cards to be configured in internal impedance mode, providing one bill of materials for all interface modes of operation. The transmit and receive sections of the XRT83SL38 are described separately.

#### **TRANSMIT**

For N+1 redundancy, the transmitters on all cards should be programmed for internal impedance mode providing one bill of materials for T1/E1/J1. The transmitters on the backup card do not have to be tri-stated. To swap the primary card, close the desired relays, and tri-state the transmitters on the failed primary card. A 0.68µF capacitor is used in series with TTIP for blocking DC bias. See **Figure 15** for a simplified block diagram of the transmit section for an N+1 redundancy scheme.

**NOTE:** For simplification, the over voltage protection circuitry was omitted.

FIGURE 15. SIMPLIFIED BLOCK DIAGRAM - TRANSMIT SECTION FOR N+1 REDUNDANCY




#### **RECEIVE**

For N+1 redundancy, the receivers on the primary cards should be programmed for internal impedance mode. The receivers on the backup card should be programmed for external impedance mode. Since there is no external resistor in the circuit, the receivers on the backup card will be high impedance. Select the impedance for the desired mode of operation, T1/E1/J1. To swap the primary card, set the backup card to internal impedance mode, then the primary card to external impedance mode. See **Figure 16**. for a simplified block diagram of the receive section for a N+1 redundancy scheme.

**NOTE:** For simplification, the over voltage protection circuitry was omitted.

FIGURE 16. SIMPLIFIED BLOCK DIAGRAM - RECEIVE SECTION FOR N+1 REDUNDANCY



#### PATTERN TRANSMIT AND DETECT FUNCTION

Several test and diagnostic patterns can be generated and detected by the chip. In **Hardware** mode each channel can be independently programmed to transmit an All Ones pattern by applying a "High" level to the corresponding TAOS\_n pin. In **Host** mode, the three interface bits TXTEST[2:0] control the pattern generation and detection independently for each channel according to **Table 12**.

TABLE 12: PATTERN TRANSMISSION CONTROL

| TXTEST2 | TXTEST1 | TXTEST0 | TEST PATTERN |
|---------|---------|---------|--------------|
| 0       | х       | х       | None         |
| 1       | 0       | 0       | TDQRSS       |
| 1       | 0       | 1       | TAOS         |
| 1       | 1       | 0       | TLUC         |
| 1       | 1       | 1       | TLDC         |

### TRANSMIT ALL ONES (TAOS)

This feature is available in both **Hardware** and **Host** modes. With the TAOS\_n pin connected to a "High" level or when interface bits TXTEST2="1", TXTEST1="0" and TXTEST0="1" the transmitter ignores input from TPOS\_n/TDATA\_n and TNEG\_n/CODES\_n pins and sends a continuous AMI encoded all "Ones" signal to the line, using TCLK\_n clock as the reference. In addition, when the **Hardware** pin and interface bit ATAOS is activated, the chip will automatically transmit the All "Ones" data from any channel that detects an RLOS condition. This feature is not available on a per channel basis. TCLK n must NOT be tied "Low".

#### NETWORK LOOP CODE DETECTION AND TRANSMISSION

This feature is available in **Host** mode only. When the interface bits TXTEST2="1", TXTEST1="1" and TXTEST0="0" the chip is enabled to transmit the "00001" Network Loop-Up Code from the selected channel requesting a Loop-Back condition from the remote terminal. Simultaneously setting the interface bits NLCDE1="0" and NLCDE0="1" enables the Network Loop-Up code detection in the receiver. If the "00001" Network Loop-Up code is detected in the receive data for longer than 5 seconds, the NLCD bit in the interface register is set indicating that the remote terminal has activated remote Loop-Back and the chip is receiving its own transmitted data. When the interface bits TXTEST2="1", TXTEST1="1" and TXTEST0="1" the chip is enabled to transmit the Network Loop-Down Code (TLDC) "001" from the selected channel requesting the remote terminal the removal of the Loop-Back condition.

In the **Host** mode each channel is capable of monitoring the contents of the receive data for the presence of Loop-Up or Loop-Down code from the remote terminal. In the **Host** mode the two interface bits NLCDE[1:0] control the Loop-Code detection independently for each channel according to **Table 13**.

TABLE 13: LOOP-CODE DETECTION CONTROL

| NLCDE1 | NLCDE0                              | CONDITION   |  |  |  |
|--------|-------------------------------------|---|--|--|--|
| 0      |                                     |   |  |  |  |
| 0      | Detect Loop-Up Code in Receive Data |   |  |  |  |
| 1      | 0                                   | Detect Loop-Down Code in Receive Data                         |  |  |  |
| 1      | 1                                   | Automatic Loop-Code detection and Remote Loop-Back Activation |  |  |  |

Setting the interface bits to NLCDE1="0" and NLCDE0="1" activates the detection of the Loop-Up code in the receive data. If the "00001" Network Loop-Up code is detected in the receive data for longer than 5 seconds, the NLCD interface bit is set to "1" and stays in this state for as long as the receiver continues to receive the

Network Loop-Up Code. In this mode if the NLCD interrupt is enabled, the chip will initiate an interrupt on every transition of NLCD. The host has the option to ignore the request from the remote terminal, or to respond to the request and manually activate Remote Loop-Back. The host can subsequently activate the detection of the Loop-Down Code by setting NLCDE1="1" and NLCDE0="0". In this case, receiving the "001" Loop-Down Code for longer than 5 seconds will set the NLCD bit to "1" and if the NLCD interrupt is enabled, the chip will initiate an interrupt on every transition of NLCD. The host can respond to the request from the remote terminal and remove Loop-Back condition. In the manual Network Loop-Up (NLCDE1="0" and NLCDE0="1") and Loop-Down (NLCDE1="1" and NLCDE0="0") Code detection modes, the NLCD interface bit will be set to "1" upon receiving the corresponding code in excess of 5 seconds in the receive data. The chip will initiate an interrupt any time the status of the NLCD bit changes and the Network Loop-code interrupt is enabled.

In the Host mode, setting the interface bits NLCDE1="1" and NLCDE0="1" enables the automatic Loop-Code detection and Remote Loop-Back activation mode if, TXTEST[2:0] is NOT equal to "110". As this mode is initiated, the state of the NLCD interface bit is reset to "0" and the chip is programmed to monitor the receive input data for the Loop-Up Code. If the "00001" Network Loop-Up Code is detected in the receive data for longer than 5 seconds in addition to the NLCD bit in the interface register being set, Remote Loop-Back is automatically activated. The chip stays in remote Loop-Back even if it stops receiving the "00001" pattern. After the chip detects the Loop-Up code, sets the NLCD bit and enters Remote Loop-Back, it automatically starts monitoring the receive data for the Loop-Down code. In this mode however, the NLCD bit stays set even if the receiver stops receiving the Loop-Up code, which is an indication to the host that the Remote Loop-Back is still in effect. Remote Loop-Back is removed if the chip detects the "001" Loop-Down code for longer than 5 seconds. Detecting the "001" code also results in resetting the NLCD interface bit and initiating an interrupt. The Remote Loop-Back can also be removed by taking the chip out of the Automatic detection mode by programming it to operate in a different state. The chip will not respond to remote Loop-Back request if Local Analog Loop-Back is activated locally. When programmed in Automatic detection mode the NLCD interface bit stays "High" for the whole time the Remote Loop-Back is activated and initiates an interrupt any time the status of the NLCD bit changes provided the Network Loop-code interrupt is enabled.

#### TRANSMIT AND DETECT QUASI-RANDOM SIGNAL SOURCE (TDQRSS)

Each channel of XRT83SL38 includes a QRSS pattern generation and detection block for diagnostic purposes that can be activated only in the **Host** mode by setting the interface bits TXTEST2="1", TXTEST1="0" and TXTEST0="0". For T1 systems, the QRSS pattern is a 2<sup>20</sup>-1pseudo-random bit sequence (PRBS) with no more than 14 consecutive zeros. For E1 systems, the QRSS pattern is 2<sup>15</sup> -1 PRBS with an inverted output. With QRSS and Analog Local Loop-Back enabled simultaneously, and by monitoring the status of the QRPD interface bit, all main functional blocks within the transceiver can be verified.

When the receiver achieves QRSS synchronization with fewer than 4 errors in a 128 bits window, QRPD changes from "Low" to "High". After pattern synchronization, any bit error will cause QRPD to go "Low" for one clock cycle. If the QRPDIE bit is enabled, any transition on the QRPD bit will generate an interrupt.

With TDQRSS activated, a bit error can be inserted in the transmitted QRSS pattern by transitioning the INSBER interface bit from "0" to "1". Bipolar violation can also be inserted either in the QRSS pattern, or input data when operating in the single-rail mode by transitioning the INSBPV interface bit from "0" to "1". The state of INSBER and INSBPV bits are sampled on the rising edge of the TCLK\_n. To insure the insertion of the bit error or bipolar violation, a "0" should be written in these bit locations before writing a "1".

### **XRT83SL38**



## OCTAL T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. 1.0.2

#### **LOOP-BACK MODES**

The XRT83SL38 supports several Loop-Back modes under both **Hardware** and **Host** control. In **Hardware** mode the two LOOP[1:0] pins control the Loop-Back functions for each channel independently according to **Table 14**.

TABLE 14: LOOP-BACK CONTROL IN HARDWARE MODE

| LOOP1 | LOOP0 | LOOP-BACK MODE |
|-------|-------|----------------|
| 0     | 0     | None           |
| 0     | 1     | Analog         |
| 1     | 0     | Remote         |
| 1     | 1     | Digital        |

In **Host** mode the Loop-Back functions are controlled by the three LOOP[2:0] interface bits. Each channel can be programmed independently according to **Table 15**.


TABLE 15: LOOP-BACK CONTROL IN HOST MODE

| LOOP2 | LOOP1 | LOOP0 | LOOP-BACK MODE |
|-------|-------|-------|----------------|
| 0     | Х     | Х     | None           |
| 1     | 0     | 0     | Dual           |
| 1     | 0     | 1     | Analog         |
| 1     | 1     | 0     | Remote         |
| 1     | 1     | 1     | Digital        |

#### LOCAL ANALOG LOOP-BACK (ALOOP)

With Local Analog Loop-Back activated, the transmit data at TTIP and TRING are looped-back to the analog input of the receiver. External inputs at RTIP/RRING in this mode are ignored while valid transmit data continues to be sent to the line. Local Analog Loop-Back exercises most of the functional blocks of the XRT83SL38 including the jitter attenuator which can be selected in either the transmit or receive paths. Local Analog Loop-Back is shown in **Figure 17**.

FIGURE 17. LOCAL ANALOG LOOP-BACK SIGNAL FLOW




In this mode, the jitter attenuator (if selected) can be placed in the transmit or receive path.

### REMOTE LOOP-BACK (RLOOP)

With Remote Loop-Back activated, receive data after the jitter attenuator (if selected in the receive path) is looped back to the transmit path using RCLK as transmit timing. In this mode transmit clock and data are ignored, while RCLK and receive data will continue to be available at their respective output pins. Remote Loop-Back with jitter attenuator selected in the receive path is shown in **Figure 18**.

FIGURE 18. REMOTE LOOP-BACK MODE WITH JITTER ATTENUATOR SELECTED IN RECEIVE PATH



In the Remote Loop-Back mode if the jitter attenuator is selected in the transmit path, the receive data from the Clock and Data Recovery block is looped back to the transmit path and is applied to the jitter attenuator using RCLK as transmit timing. In this mode the transmit clock and data are also ignored, while RCLK and received data will continue to be available at their respective output pins. Remote Loop-Back with the jitter attenuator selected in the transmit path is shown in **Figure 19**.

TPOS-**►** TTIP Timing Encoder Тx TNEG-Control **TRING** TCLK-**RCLK**◀ RTIP Clock & **RPOS**◀ Decoder Data Rx **RRING** Recover RNEG◀

FIGURE 19. REMOTE LOOP-BACK MODE WITH JITTER ATTENUATOR SELECTED IN TRANSMIT PATH

#### **DIGITAL LOOP-BACK (DLOOP)**

Digital Loop-Back or Local Loop-Back allows the transmit clock and data to be looped back to the corresponding receiver output pins through the encoder/decoder and jitter attenuator. In this mode, receive data and clock are ignored, but the transmit data will be sent to the line uninterrupted. This loop back feature allows users to configure the line interface as a pure jitter attenuator. The Digital Loop-Back signal flow is shown in **Figure 20**.





FIGURE 20. DIGITAL LOOP-BACK MODE WITH JITTER ATTENUATOR SELECTED IN TRANSMIT PATH

#### **DUAL LOOP-BACK**

**Figure 21** depicts the data flow in dual-loopback. In this mode, selecting the jitter attenuator in the transmit path will have the same result as placing the jitter attenuator in the receive path. In dual Loop-Back mode the recovered clock and data from the line are looped back through the transmitter to the TTIP and TRING without passing through the jitter attenuator. The transmit clock and data are looped back through the jitter attenuator to the RCLK and RPOS/RDATA and RNEG pins.

FIGURE 21. SIGNAL FLOW IN DUAL LOOP-BACK MODE



### MICROPROCESSOR PARALLEL INTERFACE

XRT83SL38 is equipped with a microprocessor interface for easy device configuration. The parallel port of the XRT83SL38 is compatible with both Intel and Motorola address and data buses. The XRT83SL38 has an 8-bit address A[7:0] input and 8-bit bi-directional data bus D[7:0]. The signals required for a generic microprocessor to access the internal registers are described in **Table 16**.

TABLE 16: MICROPROCESSOR INTERFACE SIGNAL DESCRIPTION

| D[7:0]        | Data Input (Output): 8 bits bi-directional Read/Write data bus for register access.   |  |                          |   |                   |  |  |  |  |  |  |
|---------------|---|--|--------------------------|---|-------------------|--|--|--|--|--|--|
| A[7:0]        | Address Input:  | Address Input: 8 bit address to select internal register location. |                          |   |                   |  |  |  |  |  |  |
| μPTS1         | Microprocessor Type Select:   |  |                          |   |                   |  |  |  |  |  |  |
| μ <b>PTS2</b> | μPTS2 μPTS1 μP Type   |  |                          |   |                   |  |  |  |  |  |  |
|               | 0 0 68HC11, 8051, 80C188 (async.)   |  |                          |   |                   |  |  |  |  |  |  |
|               |   | 0  | 1                        | Motorola 68K (async.)   |                   |  |  |  |  |  |  |
|               |   | 1  | 0                        | Intel x86 (sync.)   |                   |  |  |  |  |  |  |
|               |   | 1  | 1                        | Intel i960, Motorola 860 (sync.)  |                   |  |  |  |  |  |  |
|               |   |  |                          |   |                   |  |  |  |  |  |  |
| μ <b>PCLK</b> | <b>Microprocessor Clock Input</b> : Input clock for synchronous microprocessor operation. Maximum clock speed is 54MHz. This pin is internally pulled "Low" for asynchronous microprocessor operation when no clock is present.   |  |                          |   |                   |  |  |  |  |  |  |
| ALE_AS        | Address Latch Input (Address Strobe):   |  |                          |   |                   |  |  |  |  |  |  |
|               | -Intel bus timing, the address inputs are latched into the internal register on the falling edge of ALE.  -Motorola bus timing, the address inputs are latched into the internal register on the falling edge of AS.  |  |                          |   |                   |  |  |  |  |  |  |
| cs            | Chip Select Inp   | ut: This signal r  | must be "Low             | " in order to access the parallel port.   |                   |  |  |  |  |  |  |
| RD_DS         | •   | a "Low" pulse  |                          | s a read operation when $\overline{CS}$ pin is "Loodicates a read or write operation wher                 |                   |  |  |  |  |  |  |
| WD DAY        |   |  | ilse on Do in            | ulcates a read of write operation when  | 100 piir is Low . |  |  |  |  |  |  |
| WR_R/W        | _   | a "Low" pulse o<br>ning, a "High" p                                | ulse on $R/\overline{W}$ | s a write operation when $\overline{\text{CS}}$ pin is "Losselects a read operation and a "Low" $\mu$ v". |                   |  |  |  |  |  |  |
| RDY_DTACK     | Ready Output (Data Transfer Acknowledge Output): -Intel bus timing, RDY is asserted "High" to indicate the XRT83SL38 has completed a read or write operationMotorola bus timing, DTACK is asserted "Low" to indicate the XRT83SL38 has completed a read or write operation. |  |                          |   |                   |  |  |  |  |  |  |
| ĪNT           |   | registers. The   |                          | to indicate an interrupt caused by an chis pin can be blocked by setting the C                            |                   |  |  |  |  |  |  |

#### MICROPROCESSOR REGISTER TABLES

The microprocessor interface consists of 256 addressable locations. Each channel uses 16 dedicated 8 byte registers for independent programming and control. There are four additional registers for global control of all channels and two registers for device identification and revision numbers. The remaining registers are for factory test and future expansion. The control register map and the function of the individual bits are summarized in **Table 17** and **Table 18** respectively.

**TABLE 17: MICROPROCESSOR REGISTER ADDRESS** 

| REGISTER NUMBER | Regi        | STER ADDRESS        | Function  |
|-----------------|-------------|---------------------|---|
| REGISTER NUMBER | HEX         | BINARY              | TUNCTION  |
| 0 - 15          | 0x00 - 0x0F | 00000000 - 00001111 | Channel 0 Control Registers                     |
| 16 - 31         | 0x10 -0x1F  | 00010000 - 00011111 | Channel 1 Control Registers                     |
| 32 - 47         | 0x20 - 0x2F | 00100000 - 00101111 | Channel 2 Control Registers                     |
| 48 - 63         | 0x30 - 0x3F | 00110000 - 00111111 | Channel 3 Control Registers                     |
| 64 - 79         | 0x40 - 0x4F | 01000000 - 01001111 | Channel 4 Control Registers                     |
| 80 - 95         | 0x50 - 0x5F | 01010000 - 01011111 | Channel 5 Control Registers                     |
| 96-111          | 0x60 - 0x6F | 01100000 - 01101111 | Channel 6 Control Registers                     |
| 112 - 127       | 0x70 - 0x7F | 01110000 - 01111111 | Channel 7 Control Registers                     |
| 128 - 131       | 0x80 - 0x83 | 10000000 - 10000011 | Command Control registers for all 8 channels    |
| 132 -139        | 0x84 - 0x8B | 10000100 - 10001011 | R/W registers reserved for testing channels 0-3 |
| 140 - 191       | 0x8C - 0xBF | 10001100 - 10111111 | Reserved  |
| 192             | 0xC0        | 11000000            | Command Control register for all 8 channels     |
| 193 - 195       | 0xC1 - 0xC3 | 11000001 - 11000011 | Reserved  |
| 196 - 203       | 0xC4 - 0xCB | 11000100 - 11001011 | R/W registers reserved for testing channels 4-7 |
| 204 - 253       | 0xCC - 0xFD | 11001100 - 11111101 | Reserved  |
| 254             | 0xFE        | 11111110            | Device ID                                       |
| 255             | 0xFF        | 11111111            | Revision ID                                     |

**TABLE 18: MICROPROCESSOR REGISTER BIT DESCRIPTION** 

| REG.#     | Address                     | REG.<br>Type | Віт 7     | Віт 6     | Віт 5     | Віт 4     | Віт 3    | Віт 2    | Віт 1    | Віт 0    |
|-----------|-----------------------------|--------------|-----------|-----------|-----------|-----------|----------|----------|----------|----------|
| Channel 0 | Channel 0 Control Registers |              |           |           |           |           |          |          |          |          |
| 0         | 00000000<br>Hex 0x00        | R/W          | Reserved  | Reserved  | RXON_n    | EQC4_n    | EQC3_n   | EQC2_n   | EQC1_n   | EQC0_n   |
| 1         | 00000001<br>Hex 0x01        | R/W          | RXTSEL_n  | TXTSEL_n  | TERSEL1_n | TERSEL0_n | JASEL1_n | JASEL0_n | JABW_n   | FIFOS_n  |
| 2         | 00000010<br>Hex 0x02        | R/W          | INVQRSS_n | TXTEST2_n | TXTEST1_n | TXTEST0_n | TXON_n   | LOOP2_n  | LOOP1_n  | LOOP0_n  |
| 3         | 00000011<br>Hex 0x03        | R/W          | NLCDE1_n  | NLCDE0_n  | CODES_n   | RXRES1_n  | RXRES0_n | INSBPV_n | INSBER_n | TRATIO_n |



### TABLE 18: MICROPROCESSOR REGISTER BIT DESCRIPTION

| REG.#   | Address                       | REG.<br>Type | Віт 7             | Віт 6              | Віт 5            | Віт 4              | Віт 3     | Віт 2     | Віт 1     | Віт 0     |
|---------|-------------------------------|--------------|-------------------|--------------------|------------------|--------------------|-----------|-----------|-----------|-----------|
| 4       | 00000100<br>Hex 0x04          | R/W          | Reserved          | DMOIE_n            | FLSIE_n          | LCVIE_n            | NLCDIE_n  | AISDIE_n  | RLOSIE_n  | QRPDIE_n  |
| 5       | 00000101<br>Hex 0x05          | RO           | Reserved          | DMO_n              | FLS_n            | LCV_n              | NLCD_n    | AISD_n    | RLOS_n    | QRPD_n    |
| 6       | 00000110<br>Hex 0x06          | RUR          | Reserved          | DMOIS_n            | FLSIS_n          | LCVIS_n            | NLCDIS_n  | AISDIS_n  | RLOSIS_n  | QRPDIS_n  |
| 7       | 00000111<br>Hex 0x07          | RO           | Reserved          | Reserved           | CLOS5_n          | CLOS4_n            | CLOS3_n   | CLOS2_n   | CLOS1_n   | CLOS0_n   |
| 8       | 00001000<br>Hex 0x08          | R/W          | Х                 | B6S1_n             | B5S1_n           | B4S1_n             | B3S1_n    | B2S1_n    | B1S1_n    | B0S1_n    |
| 9       | 00001001<br>Hex 0x09          | R/W          | Х                 | B6S2_n             | B5S2_n           | B4S2_n             | B3S2_n    | B2S2_n    | B1S2_n    | B0S2_n    |
| 10      | 00001010<br>Hex 0x0A          | R/W          | Х                 | B6S3_n             | B5S3_n           | B4S3_n             | B3S3_n    | B2S3_n    | B1S3_n    | B0S3_n    |
| 11      | 00001011<br>Hex 0x0B          | R/W          | Х                 | B6S4_n             | B5S4_n           | B4S4_n             | B3S4_n    | B2S4_n    | B1S4_n    | B0S4_n    |
| 12      | 00001100<br>Hex 0x0C          | R/W          | Х                 | B6S5_n             | B5S5_n           | B4S5_n             | B3S5_n    | B2S5_n    | B1S5_n    | B0S5_n    |
| 13      | 00001101<br>Hex 0x0D          | R/W          | Х                 | B6S6_n             | B5S6_n           | B4S6_n             | B3S6_n    | B2S6_n    | B1S6_n    | B0S6_n    |
| 14      | 00001110<br>Hex 0x0E          | R/W          | Х                 | B6S7_n             | B5S7_n           | B4S7_n             | B3S7_n    | B2S7_n    | B1S7_n    | B0S7_n    |
| 15      | 00001111<br>Hex 0x0F          | R/W          | Х                 | B6S8_n             | B5S8_n           | B4S8_n             | B3S8_n    | B2S8_n    | B1S8_n    | B0S8_n    |
|         |                               |              | Reset = 0         | Reset = 0          | Reset = 0        | Reset = 0          | Reset = 0 | Reset = 0 | Reset = 0 | Reset = 0 |
| Command | Control Glo                   | bal Regis    | sters for all 8 c | hannels            |                  |                    | l         |           |           |           |
| 16-31   | 0001xxxx<br>Hex 0x10-<br>0x1F | R/W          | Channel 1Cor      | ntrol Register (se | ee Registers 0-  | 15 for description | )         |           |           |           |
| 32-47   | 0010xxxx<br>Hex 0x20-<br>ox2F | R/W          | Channel 2 Co      | ntrol Register (s  | see Registers 0- | 15 for description | n)        |           |           |           |
| 48-63   | 0011xxxx<br>Hex 0x30-<br>0x3F | R/W          | Channel 3 Co      | ntrol Register (s  | see Registers 0- | 15 for description | n)        |           |           |           |
| 64-79   | 0100xxxx<br>Hex 0x40-<br>0x4F | R/W          | Channel 4 Co      | ntrol Register (s  | see Registers 0- | 15 for description | n)        |           |           |           |
| 80-95   | 0101xxxx<br>Hex 0x50-<br>0x5F | R/W          | Channel 5 Co      | ntrol Register (s  | see Registers 0- | 15 for description | n)        |           |           |           |
| 96-111  | 0110xxxx<br>Hex 0x60-<br>0x6F | R/W          | Channel 6 Co      | ntrol Register (s  | see Registers 0- | 15 for description | n)        |           |           |           |
| 112-127 | 0111xxxx<br>Hex 0x70-<br>0x7F | R/W          | Channel 7 Co      | ntrol Register (s  | see Registers 0- | 15 for description | n)        |           |           |           |
| Command | Control Reg                   | jisters fo   | r All 8 Channe    | ls                 |                  |                    |           |           |           |           |

### TABLE 18: MICROPROCESSOR REGISTER BIT DESCRIPTION

| REG.#      | Address              | REG.<br>Type | Віт 7          | Віт 6    | Віт 5    | Віт 4    | Віт 3     | Віт 2     | Віт 1         | Віт 0     |
|------------|----------------------|--------------|----------------|----------|----------|----------|-----------|-----------|---------------|-----------|
| 128        | 10000000<br>Hex 0x80 | R/W          | SR/DR          | ATAOS    | RCLKE    | TCLKE    | DATAP     | Reserved  | GIE           | SRESET    |
| 129        | 10000001<br>Hex 0x81 | R/W          | Reserved       | CLKSEL2  | CLKSEL1  | CLKSEL0  | MCLKRATE  | RXMUTE    | EXLOS         | ICT       |
| 130        | 10000010<br>Hex 0x82 | R/W          | TXONCNTL       | TERCNTL  | Reserved | Reserved | MONITOR_3 | MONITOR_2 | MONITOR<br>_1 | MONITOR_0 |
| 131        | 10000011<br>Hex 0x83 | R/W          | GAUGE1         | GAUGE0   | Reserved | Reserved | SL_1      | SL_0      | EQG_1         | EQG_0     |
| Test Regis | ters for char        | nnels 0 - 3  | 3              |          |          |          | ı         |           | <u> </u>      |           |
| 132        | 10000100             | R/W          | Test byte 0    |          |          |          |           |           |               |           |
| 133        | 10000101             | R/W          | Test byte 1    |          |          |          |           |           |               |           |
| 134        | 10000110             | R/W          | Test byte 2    |          |          |          |           |           |               |           |
| 135        | 10000111             | R/W          | Test byte 3    |          |          |          |           |           |               |           |
| 136        | 10001000             | R/W          | Test byte 4    |          |          |          |           |           |               |           |
| 137        | 10001001             | R/W          | Test byte 5    |          |          |          |           |           |               |           |
| 138        | 10001010             | R/W          | Test byte 6    |          |          |          |           |           |               |           |
| 139        | 10001011             | R/W          | Test byte 7    |          |          |          |           |           |               |           |
| Unused Re  | egisters             |              |                |          |          |          |           |           |               |           |
| 140-191    | 100011xx             |              |                |          |          |          |           |           |               |           |
| Command    | Control Reg          | ister for    | All 8 Channels | 1        |          |          |           |           |               |           |
| 192        | 11000000<br>Hex 0xC0 | R/W          | Reserved       | Reserved | Reserved | Reserved | Reserved  | Reserved  | Reserved      | E1Arben   |
| Unused Re  | gisters              |              | •              |          |          |          | •         | •         |               |           |
| 193-195    | 110000xx             |              |                |          |          |          |           |           |               |           |
| Test Regis | ters for char        | nels 4 - 7   | 7              |          |          |          |           |           |               |           |
| 196        | 11000100             | R/W          | Test byte 0    |          |          |          |           |           |               |           |
| 197        | 11000101             | R/W          | Test byte 0    |          |          |          |           |           |               |           |
| 198        | 11000110             | R/W          | Test byte 0    |          |          |          |           |           |               |           |
| 199        | 11000111             | R/W          | Test byte 0    |          |          |          |           |           |               |           |
| 200        | 11001000             | R/W          | Test byte 0    |          |          |          |           |           |               |           |
| 201        | 11001001             | R/W          | Test byte 0    |          |          |          |           |           |               |           |
| 202        | 11001010             | R/W          | Test byte 0    |          |          |          |           |           |               |           |
| 203        | 11001011             | R/W          | Test byte 0    |          |          |          |           |           |               |           |
| Unused Re  | egisters             |              | •              |          |          |          |           |           |               |           |
| 204        | 11001100             |              |                |          |          |          |           |           |               |           |
|            |                      |              |                |          |          |          |           |           |               |           |
| 253        | 11111101             |              |                |          |          |          |           |           |               |           |
| ID Registe | rs                   |              |                |          |          |          |           |           |               |           |

### XRT83SL38



OCTAL T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. 1.0.2

### TABLE 18: MICROPROCESSOR REGISTER BIT DESCRIPTION

| REG.# | Address              | REG.<br>Type | Віт 7        | Віт 6             | Віт 5    | Віт 4 | Віт 3 | Віт 2 | Віт 1 | Віт 0 |
|-------|----------------------|--------------|--------------|-------------------|----------|-------|-------|-------|-------|-------|
| 254   | 11111110<br>Hex 0xFE | RO           | DEVICE ID he | ex: FC Binary : 1 | 11111100 |       |       |       |       |       |
| 255   | 11111111<br>Hex 0xFF | RO           | DEVICE "Rev  | ision ID"         |          |       |       |       |       |       |

# MICROPROCESSOR REGISTER DESCRIPTIONS

TABLE 19: MICROPROCESSOR REGISTER #0, BIT DESCRIPTION

| REGISTER ADDRESS 00000000 00010000 00110000 00100000 01010000 01110000 01110000 | CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7 | Function   | Register<br>Type | RESET<br>VALUE |
|---|---|--|------------------|----------------|
| D7  | Reserved  |  | R/W              | 0              |
| D6  | Reserved  |  | R/W              |                |
| D5  | RXON_n  | Receiver ON: Writing a "1" into this bit location turns on the Receive Section of channel n. Writing a "0" shuts off the Receiver Section of channel n.  Notes:  1. This bit provides independent turn-off or turn-on control of each receiver channel.  2. In Hardware mode all receiver channels are always on in the TQFP package. In the BGA packace all receiver channels can be turned on or off together by applying the appropriate signal to the RXON pin (#K16). |                  | 0              |
| D4  | EQC4_n  | Equalizer Control bit 4: This bit together with EQC[3:0] are used for controlling transmit pulse shaping, transmit line build-out (LBO) and receive monitoring for either T1 or E1 Modes of operation.  See Table 5 for description of Equalizer Control bits.   | R/W              | 0              |
| D3  | EQC3_n  | <b>Equalizer Control bit 3:</b> See bit D4 description for function of this bit  | R/W              | 0              |
| D2  | EQC2_n  | Equalizer Control bit 2: See bit D4 description for function of this bit   | R/W              | 0              |
| D1  | EQC1_n  | <b>Equalizer Control bit 1:</b> See bit D4 description for function of this bit  | R/W              | 0              |
| D0  | EQC0_n  | Equalizer Control bit 0: See bit D4 description for function of this bit   | R/W              | 0              |

### TABLE 20: MICROPROCESSOR REGISTER #1, BIT DESCRIPTION

| REGISTER ADDRESS 00000001 00010001 00100001 00100001 01000001 01100001 011100001 | CHANNEL_N CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7 |                        | Function   |                    |                    |   | REGISTE<br>TYPE | R RESET<br>VALUE |   |
|--|---|------------------------|--|--------------------|--------------------|---|-----------------|------------------|---|
|  |   |                        |  |                    |                    |   |                 |                  |   |
| D7   | RXTSEL_n  | to sele                | Receiver Termination Select: In Host mode, this bit is used to select between the internal and external line termination modes for the receiver according to the following table;  |                    |                    |   |                 | ed R/W           | 0 |
|  |   |                        | RXT  | SEL                | RX                 | Termination   |                 |                  |   |
|  |   |                        |  | 0                  |                    | External  |                 |                  |   |
|  |   |                        |  | 1                  |                    | Internal  |                 |                  |   |
| D6   | TXTSEL_n  | to sele                | ct between the for the transf  | ne interr          | nal and<br>ccordii | Host mode, thi I external line te ng to the followin  Termination  External  Internal | rmination       | d R/W            | 0 |
| D5   | TERSEL1_n   | In <b>Hos</b><br>and R | XTSEL = "1")   | n interna<br>TERSE | al term<br>EL[1:0] | :<br>ination mode, (T<br>control the trans<br>cording to the fo                       | smit and        | R/W              | 0 |
|  |   |                        | TERSEL1  | TERS               | SEL0               | Terminati   | on              |                  |   |
|  |   |                        | 0  | 0                  | )                  | 100Ω  |                 |                  |   |
|  |   |                        | 0  | 1                  |                    | 110Ω  |                 |                  |   |
|  |   |                        | 1  | 0                  | )                  | 75Ω   |                 |                  |   |
|  |   |                        | 1  | 1                  |                    | 120Ω  |                 |                  |   |
|  |   | each rother the cor    | n the internal termination mode, the receiver termination of each receiver is realized completely by internal resistors or by the combination of internal and one fixed external resistor. In the internal termination mode, the transmitter output should be AC coupled to the transformer. |                    |                    |   |                 | by               |   |
| D4   | TERSEL0_n   | Termin                 | nation Imped   | lance S            | Select             | oit 0:  |                 | R/W              | 0 |



## TABLE 20: MICROPROCESSOR REGISTER #1, BIT DESCRIPTION

| D3 | JASEL1_n | are used to   | itter Attenuator select bit 1: The JASEL1 and JASEL0 bit are used to disable or place the jitter attenuator of each chartel independently in the transmit or receive path.  |             |                 |                 |                |     | 0 |
|----|----------|---|---|-------------|-----------------|-----------------|----------------|-----|---|
|    |          |   | ASEL1<br>bit D3   | JASE        | -               | JA Path         |                |     |   |
|    |          |   | 0   | 0           | JA              | Disabled        |                |     |   |
|    |          |   | 0   | 1           | JA              | in Transmit     | Path           |     |   |
|    |          |   | 1   | 0           | JA              | in Receive F    | Path           |     |   |
|    |          |   | 1   | 1           | JA              | in Receive      | Path           |     |   |
| D2 | JASEL0_n | Jitter Atte   |   | elect bit ( | : See de        | escription of b | oit D3 for the | R/W | 0 |
| D1 | JABW_n   | to "1" to se<br>FIFO lengt<br>"0" to sele<br>mode. In T | litter Attenuator Bandwidth Select: In E1 mode, set this be "1" to select a 1.5Hz Bandwidth for the Jitter Attenuator. The IFO length will be automatically set to 64 bits. Set this bit to 0" to select 10Hz Bandwidth for the Jitter Attenuator in E1 mode. In T1 mode the Jitter Attenuator Bandwidth is permanently set to 3Hz, and the state of this bit has no effect on the Bandwidth. |             |                 |                 |                |     | 0 |
|    |          | Mode  | JAB'<br>bit D   |             | FOS_n<br>oit D0 | JA B-W<br>Hz    | FIFO<br>Size   |     |   |
|    |          | T1  | 0   |             | 0               | 3               | 32             |     |   |
|    |          | T1  | 0   |             | 1               | 3               | 64             |     |   |
|    |          | T1  | 1   |             | 0               | 3               | 32             |     |   |
|    |          | T1  | 1   |             | 1               | 3               | 64             |     |   |
|    |          | E1  | 0   |             | 0               | 10              | 32             |     |   |
|    |          | E1  | 0   |             | 1               | 10              | 64             |     |   |
|    |          | E1  | 1   |             | 0               | 1.5             | 64             |     |   |
|    |          | E1  | 1   |             | 1               | 1.5             | 64             |     |   |
|    |          |   |   |             |                 |                 |                |     |   |
| D0 | FIFOS_n  | FIFO Size this bit.                                     | Select: S   | ee table    | of bit D1       | above for the   | e function of  | R/W | 0 |

REV. 1.0.2

## TABLE 21: MICROPROCESSOR REGISTER #2, BIT DESCRIPTION

| REGISTER ADDRESS 00000010 00010010 00100010 00110010 0100010 01100010 01110010 BIT # | CHANNEL_n CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7 NAME | this bit inverts th   | attern: When <sup>-</sup><br>e polarity of tra   | ansmitted QR   | ve, Writing a "1" to<br>SS pattern. Writing  |     | RESET<br>VALUE |
|--|--|---|--|--|--|-----|----------------|
| D6   | TXTEST2_n  |   | Pattern bit 2:   | This bit togeth  | er with TXTEST1 nsmit test patterns  | R/W | 0              |
|  |  | TXTEST2   | TXTEST1  | TXTEST0  | Test Pattern   |     |                |
|  |  | 0   | Х  | Х  | No Pattern   |     |                |
|  |  | 1   | 0  | 0  | TDQRSS   |     |                |
|  |  | 1   | 0  | 1  | TAOS   |     |                |
|  |  | 1   | 1  | 0  | TLUC   |     |                |
|  |  | 1   | 1  | 1  | TLDC   |     |                |
|  |  | tive zeros. In a If TAOS (Transmithe transmission channel number TLUC (Transmithe transmitted to the When Network If XRT83SL38 will and Remote Looe="1", if activated Loop-Back auto to the Loop-Back TLDC (Transmithe) | activated enable on and detection and detect | on for the selected changes being transition (NLCDE coop-Down Coop | ndom Signal ected channel a 2 <sup>20</sup> -1 pseudothan 14 consecu-PRBS pattern. condition enables in the selected:  Activating this de of "00001" to be nel number n. | i   |                |
| Dr   | TVTFOT4  | transmitted to th   |  |  |  | DAY |                |
| D5   | TXTEST1_n  | function of this b  |  | See descriptio   | on of bit D6 for the   | R/W | 0              |





## TABLE 21: MICROPROCESSOR REGISTER #2, BIT DESCRIPTION

| D4 | TXTEST0_n | Transmit Test<br>function of this            |  | it 0: See de                                  | escription of bit D6 for the | R/W | 0 |
|----|-----------|--|--|---|------------------------------|-----|---|
| D3 | TXON_n    | Transmit and I shuts off the T TTIP_n and TF | Transmitter ON: Writing a "1" into this bit location turns on the Transmit and Receive Sections of channel n. Writing a "0" shuts off the Transmit Section of channel n. In this mode, ITIP_n and TRING_n driver outputs will be tri-stated for power eduction or redundancy applications. |   |                              |     |   |
| D2 | LOOP2_n   |  | ts control th  | gether with the LOOP1<br>ck modes of the chip |                              |     |   |
|    |           | LOOP2  | LOOP1  | LOOP0   | Loop-Back Mode               |     |   |
|    |           | 0  | Х  | Х   | No Loop-Back                 |     |   |
|    |           | 1  | 0  | 0   | Dual Loop-Back               |     |   |
|    |           | 1  | 0  | 1   | Analog Loop-Back             |     |   |
|    |           | 1  | 1  | 0   | Remote Loop-Back             |     |   |
|    |           | 1  | 1  | 1   | Digital Loop-Back            |     |   |
| D1 | LOOP1_n   | Loop-Back co                                 | R/W  | 0   |                              |     |   |
| D0 | LOOP0_n   | Loop-Back co                                 |  | : See descr                                   | ription of bit D2 for the    | R/W | 0 |

TABLE 22: MICROPROCESSOR REGISTER #3, BIT DESCRIPTION

| ì                |           |   |  |  | 1        |       |
|------------------|-----------|---|--|--|----------|-------|
| REGISTER ADDRESS | CHANNEL_n |   |  |  |          |       |
| 00000011         | CHANNEL_0 |   |  |  |          |       |
| 00010011         | CHANNEL_1 |   |  |  |          |       |
| 00100011         | CHANNEL_2 |   |  |  |          |       |
| 00110011         | CHANNEL_3 |   |  |  | REGISTER | RESET |
| 01000011         | CHANNEL_4 |   | Func   | TION   | TYPE     | VALUE |
| 01010011         | CHANNEL_5 |   |  |  |          |       |
| 01100011         | CHANNEL_6 |   |  |  |          |       |
| 01110011         | CHANNEL 7 |   |  |  |          |       |
| Віт#             | NAME      |   |  |  |          |       |
| D7               | NLCDE1_n  | Network Loop (  | Code Detection   | Fnable Bit 1:  | R/W      | 0     |
| 51               | 1120021   | -   |  | n control the Loop-Code detec-   |          | Ü     |
|                  |           | tion of each char   |  | Toomior the 200p Gode detec  |          |       |
|                  |           | NLCDE1  | NLCDE0   | Function   |          |       |
|                  |           | 0   | 0  | Disable Loop-code detection  |          |       |
|                  |           | 0   | 1  | Detect Loop-Up code in receive data  |          |       |
|                  |           | 1   | 0  | Detect Loop-Down   |          |       |
|                  |           |   |  | code in receive data Automatic Loop-Code   |          |       |
|                  |           | 1   | 1  | detection  |          |       |
|                  |           | NLCDE0 = "0", the receive data tively. When the detected for more set to "1" and if initiated. The Hofunction manuall Setting the NLC Automatic Loopvation mode. As interface bit is reitor the receive of tern is detected to "1", Remote Loopvation code. The receiving the Loops removed whe | the chip is mar for the Loop-U presence of the than 5 second the NLCD interest has the opticy.  CDE1 = "1" and Code detection this mode is in set to "0" and the data for the Loof for longer than the NLCD bit stays op-Up code. Then the chip receonds or if the A | E0 = "1" or NLCDE1 = "1" and nually programmed to monitor p or Loop-Down code respecte "00001" or "001" pattern is ls, the status of the NLCD bit is rupt is enabled, an interrupt is ion to control the Loop-Back of NLCDE0 = "1" enables the and Remote Loop-Back actinitiated, the state of the NLCD he chip is programmed to monp-Up code. If the "00001" patter is seconds, the NLCD bit is set ated and the chip is automatine receive data for the Loops set even after the chip stops are Remote Loop-Back conditions invest the Loop-Code detection |          |       |
| D6               | NLCDE0_n  | Network Loop (  | Code Detection   | Enable Bit 0:  | R/W      | 0     |
|                  |           | See description   | of D7 for functio  | on of this bit.  |          |       |
| D5               | CODES_n   | decoding for cha  | nis bits selects h<br>Innel number n.  | et:<br>HDB3 or B8ZS encoding and<br>Writing "1" selects an AMI<br>active when single rail mode is  | R/W      | 0     |

## TABLE 22: MICROPROCESSOR REGISTER #3, BIT DESCRIPTION

| D4 | RXRES1_n | bit along with th   | nal Resistor Con<br>e RXRESO_n bit<br>ed resistor accord   | exter-   | R/W     | 0   |   |  |
|----|----------|---|--|--|---------|-----|---|--|
|    |          | RXRES1_n  | RXRES0_n   | Required Fixed External<br>RX Resistor   |         |     |   |  |
|    |          | 0   | 0  | No external Fixed<br>Resistor  |         |     |   |  |
|    |          | 0   | 1  | 240Ω   |         |     |   |  |
|    |          | 1   | 0  | 210Ω   |         |     |   |  |
|    |          | 1   | 1  | 150Ω   |         |     |   |  |
| D3 | RXRES0_n |   | nal Resistor Con<br>ion of D4 the RXI  | trol Pin 0: For function on the control of the cont | of this | R/W | 0 |  |
| D2 | INSBPV_n | "1", a bipolar vio<br>stream of the se<br>be inserted eith<br>operating in sin<br>on the rising ed<br><b>NOTE:</b> To ens | nsert Bipolar Violation: When this bit transitions from "0" to 1", a bipolar violation is inserted in the transmitted data stream of the selected channel number n. Bipolar violation can be inserted either in the QRSS pattern, or input data when operating in single-rail mode. The state of this bit is sampled on the rising edge of the respective TCLK_n.  Note: To ensure the insertion of a bipolar violation, a "0" should be written in this bit location before writing a |  |         |     |   |  |
| D1 | INSBER_n | tions from "0" to<br>ted QRSS patte<br>of this bit is san<br>TCLK_n.<br><b>Note:</b> To ens                               | Insert Bit Error: With TDQRSS enabled, when this bit transitions from "0" to "1", a bit error will be inserted in the transmitted QRSS pattern of the selected channel number n. The state of this bit is sampled on the rising edge of the respective TCLK_n.  Note: To ensure the insertion of bit error, a "0" should be written in this bit location before writing a "1".   |  |         |     |   |  |
| D0 | TRATIO_n | writing a "1" to t<br>transmitter. Writ<br>to 1:2.45. In the  | his bit selects a t<br>ting a "0" sets the<br>internal terminat<br>o is permanently  | e external termination m<br>ransformer ratio of 1:2 fo<br>transmitter transformer<br>ion mode the transmitter<br>set to 1:2 and the state of   | ratio   | R/W | 0 |  |

## TABLE 23: MICROPROCESSOR REGISTER #4, BIT DESCRIPTION

| REGISTER ADDRESS<br>00000100<br>00010100<br>00110100<br>00110100<br>01000100<br>01100100 | CHANNEL_n CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7 | Function  | REGISTER<br>TYPE | RESET<br>VALUE |
|--|---|---|------------------|----------------|
| <b>В</b> іт #  | Name<br>Reserved  |   | RO               | 0              |
|  |   |   | _                | _              |
| D6   | DMOIE_n   | <b>DMO Interrupt Enable:</b> Writing a "1" to this bit enables DMO interrupt generation, writing a "0" masks it.  | R/W              | 0              |
| D5   | FLSIE_n   | <b>FIFO Limit Status Interrupt Enable:</b> Writing a "1" to this bit enables interrupt generation when the FIFO limit is within to 3 bits, writing a "0" to masks it. | R/W              | 0              |
| D4   | LCVIE_n   | <b>Line Code Violation Interrupt Enable:</b> Writing a "1" to this bit enables Line Code Violation interrupt generation, writing a "0" masks it.                      | R/W              | 0              |
| D3   | NLCDIE_n  | Network Loop-Code Detection Interrupt Enable: Writing a "1" to this bit enables Network Loop-code detection interrupt generation, writing a "0" masks it.             | R/W              | 0              |
| D2   | AISDIE_n  | AIS Interrupt Enable: Writing a "1" to this bit enables Alarm Indication Signal detection interrupt generation, writing a "0" masks it.                               | R/W              | 0              |
| D1   | RLOSIE_n  | Receive Loss of Signal Interrupt Enable: Writing a "1" to this bit enables Loss of Receive Signal interrupt generation, writing a "0" masks it.                       | R/W              | 0              |
| D0   | QRPDIE_n  | QRSS Pattern Detection Interrupt Enable: Writing a "1" to this bit enables QRSS pattern detection interrupt generation, writing a "0" masks it.                       | R/W              | 0              |



### TABLE 24: MICROPROCESSOR REGISTER #5, BIT DESCRIPTION

| REGISTER ADDRESS 00000101 00010101 00100101 00110101 010010 | CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7 NAME | FUNCTION   | Register<br>Type | RESET<br>VALUE |
|---|--|--|------------------|----------------|
| D7  | Reserved   |  | RO               | 0              |
| D6  | DMO_n  | <b>Driver Monitor Output:</b> This bit is set to a "1" to indicate transmit driver failure is detected. The value of this bit is based on the current status of DMO for the corresponding channel. If the DMOIE bit is enabled, any transition on this bit will generate an Interrupt. | RO               | 0              |
| D5  | FLS_n  | <b>FIFO Limit Status:</b> This bit is set to a "1" to indicate that the jitter attenuator read/write FIFO pointers are within +/- 3 bits. If the FLSIE bit is enabled, any transition on this bit will generate an Interrupt.  | RO               | 0              |
| D4  | LCV_n  | Line Code Violation: This bit is set to a "1" to indicate that the receiver of channel n is currently detecting a Line Code Violation or an excessive number of zeros in the B8ZS or HDB3 modes. If the LCVIE bit is enabled, any transition on this bit will generate an Interrupt.   | RO               | 0              |

## TABLE 24: MICROPROCESSOR REGISTER #5, BIT DESCRIPTION

| D3 | NLCD_n | Network Loop-Code Detection:   | RO | 0 |
|----|--------|--|----|---|
| D3 | NLCD_n | Network Loop-Code Detection:  This bit operates differently in the Manual or the Automatic Network Loop-Code detection modes.  In the Manual Loop-Code detection mode, (NLCDE1 = "0" and NLCDE0 = "1" or NLCDE1 = "1" and NLCDE0 = "0") this bit gets set to "1" as soon as the Loop-Up ("00001") or Loop-Down ("001") code is detected in the receive data for longer than 5 seconds. The NLCD bit stays in the "1" state for as long as the chip detects the presence of the Loop-code in the receive data and it is reset to "0" as soon as it stops receiving it. In this mode, if the NLCD interrupt is enabled, the chip will initiate an interrupt on every transition of the NLCD.  When the Automatic Loop-code detection mode, (NLCDE1 = "1" and NLCDE0 = "1") is initiated, the state of the NLCD interface bit is reset to "0" and the chip is programmed to monitor the receive input data for the Loop-Up code. This bit is set to a "1" to indicate that the Network Loop Code is detected for more than 5 seconds. Simultaneously the Remote Loop-Back condition is automatically activated and the chip is programmed to monitor the receive data for the Network Loop Down code. The NLCD bit stays in the "1" state for as long as the Remote Loop-Back condition is in effect even if the chip stops receiving the Loop-Up code. Remote Loop-Back is removed if the chip detects the "001" pattern for longer than 5 seconds in the receive data. Detecting the "001" pattern also results in resetting the NLCD interface bit and initiating an interrupt provided the NLCD interface bit and initiating an interrupt provided the NLCD interrupt enable bit is active.  When programmed in Automatic detection mode, the NLCD bit changes. In this mode, the Host can monitor the state of the NLCD bit to determine if the Remote Loop-Back is active and initiate an interrupt anytime the status of the NLCD bit changes. In this mode, the Remote Loop-Back is active and initiate an interrupt anytime the status of the NLCD bit changes. In this mode, the Remote Loop- | RO | 0 |
| D2 | AISD_n | Back is activated.  Alarm Indication Signal Detect: This bit is set to a "1" to indicate All Ones Signal is detected by the receiver. The value of this bit is based on the current status of Alarm Indication Signal detector of channel n. If the AISDIE bit is enabled, any transition on this bit will generate an Interrupt.  | RO | 0 |
| D1 | RLOS_n | Receive Loss of Signal: This bit is set to a "1" to indicate that the receive input signal is lost. The value of this bit is based on the current status of the receive input signal of channel n. If the RLOSIE bit is enabled, any transition on this bit will generate an Interrupt.  | RO | 0 |
| D0 | QRPD_n | Quasi-random Pattern Detection: This bit is set to a "1" to indicate the receiver is currently in synchronization with QRSS pattern. The value of this bit is based on the current status of Quasi-random pattern detector of channel n. If the QRPDIE bit is enabled, any transition on this bit will generate an Interrupt.  | RO | 0 |



## TABLE 25: MICROPROCESSOR REGISTER #6, BIT DESCRIPTION

| REGISTER ADDRESS 00000110 00010110 00100110 00100110 0100110 01100110 01110110 | CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7 NAME | Function  | REGISTER<br>TYPE | RESET<br>VALUE |
|--|--|---|------------------|----------------|
| D7   | Reserved   |   | RO               | 0              |
| D6   | DMOIS_n  | Driver Monitor Output Interrupt Status: This bit is set to a "1" every time the DMO status has changed since last read.  Note: This bit is reset upon read.   | RUR              | 0              |
| D5   | FLSIS_n  | FIFO Limit Interrupt Status: This bit is set to a "1" every time when FIFO Limit (Read/Write pointer with +/- 3 bits apart) status has changed since last read.  Note: This bit is reset upon read. | RUR              | 0              |
| D4   | LCVIS_n  | Line Code Violation Interrupt Status: This bit is set to a "1" every time when LCV status has changed since last read.  Note: This bit is reset upon read.  | RUR              | 0              |
| D3   | NLCDIS_n   | Network Loop-Code Detection Interrupt Status: This bit is set to a "1" every time when NLCD status has changed since last read.  Note: This bit is reset upon read.                                 | RUR              | 0              |
| D2   | AISDIS_n   | AIS Detection Interrupt Status: This bit is set to a "1" every time when AISD status has changed since last read.  Note: This bit is reset upon read.   | RUR              | 0              |
| D1   | RLOSIS_n   | Receive Loss of Signal Interrupt Status: This bit is set to a "1" every time RLOS status has changed since last read.  Note: This bit is reset upon read.   | RUR              | 0              |
| D0   | QRPDIS_n   | Quasi-Random Pattern Detection Interrupt Status: This bit is set to a "1" every time when QRPD status has changed since last read.  Note: This bit is reset upon read.                              | RUR              | 0              |

## TABLE 26: MICROPROCESSOR REGISTER #7, BIT DESCRIPTION

| REGISTER ADDRESS 00000111 00010111 00100111 01100111 01100111 01110111 BIT # | CHANNEL_n CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7 NAME | FUNCTION  | Register<br>Type | RESET<br>VALUE |
|--|--|---|------------------|----------------|
| D7   | Reserved   |   | RO               | 0              |
| D6   | Reserved   |   | RO               | 0              |
| D5   | CLOS5_n  | Cable Loss bit 5: CLOS[5:0]_n are the six bit receive selective equalizer setting which is also a binary word that represents the cable attenuation indication within ±1dB. CLOS5_n is the most significant bit (MSB) and CLOS0_n is the least significant bit (LSB). | RO               | 0              |
| D4   | CLOS4_n  | Cable Loss bit 4: See description of D5 for function of this bit.   | RO               | 0              |
| D3   | CLOS3_n  | Cable Loss bit 3: See description of D5 for function of this bit.   | RO               | 0              |
| D2   | CLOS2_n  | Cable Loss bit 2: See description of D5 for function of this bit.   | RO               | 0              |
| D1   | CLOS1_n  | Cable Loss bit 1: See description of D5 for function of this bit.   | RO               | 0              |
| D0   | CLOS0_n  | Cable Loss bit 0: See description of D5 for function of this bit.   | RO               | 0              |



## TABLE 27: MICROPROCESSOR REGISTER #8, BIT DESCRIPTION

| REGISTER ADDRESS 00001000 00011000 00101000 00101000 01011000 01101000 01111000 | CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7 | Function   | REGISTER<br>TYPE | RESET<br>VALUE |
|---|---|--|------------------|----------------|
| D7  | Reserved  |  | R/W              | 0              |
| D6-D0   | B6S1_n -<br>B0S1_n  | Arbitrary Transmit Pulse Shape, Segment 1:The shape of each channel's transmitted pulse can be made independently user programmable by selecting "Arbitrary Pulse" mode in Table 5. The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK.  This 7 bit number represents the amplitude of the nth channel's arbitrary pulse during the first time segment. B6S1_n-B0S1_n is in signed magnitude format with B6S1_n as the sign bit and B0S1_n as the least significant bit (LSB). | R/W              | 0              |

# TABLE 28: MICROPROCESSOR REGISTER #9, BIT DESCRIPTION

| REGISTER ADDRESS<br>00001001<br>00011001<br>00101001<br>00111001<br>010010 | CHANNEL_n CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7 NAME | Function   | REGISTER<br>TYPE | RESET<br>VALUE |
|--|--|--|------------------|----------------|
| D7   | Reserved   |  | R/W              | 0              |
| D6-D0  | B6S2_n -<br>B0S2_n   | Arbitrary Transmit Pulse Shape, Segment 2 The shape of each channel's transmitted pulse can be made independently user programmable by selecting "Arbitrary Pulse" mode in <b>Table 5</b> . The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK. This 7 bit number represents the amplitude of the nth channel's arbitrary pulse during the second time segment. B6S2_n-B0S2_n is in signed magnitude format with B6S2_n as the sign bit and B0S2_n as the least significant bit (LSB). | R/W              | 0              |



TABLE 29: MICROPROCESSOR REGISTER #10, BIT DESCRIPTION

| REGISTER ADDRESS 00001010 00011010 00101010 00111010 0101101 | CHANNEL_n CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7 NAME | Function  | REGISTER<br>TYPE | RESET<br>VALUE |
|--|--|---|------------------|----------------|
| D7   | Reserved   |   | R/W              | 0              |
| D6-D0  | B6S3_n -<br>B0S3_n   | Arbitrary Transmit Pulse Shape, Segment 3 The shape of each channel's transmitted pulse can be made independently user programmable by selecting "Arbitrary Pulse" mode in <b>Table 5</b> . The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK. This 7 bit number represents the amplitude of the nth channel's arbitrary pulse during the third time segment. B6S3_n-B0S3_n is in signed magnitude format with B6S3_n as the sign bit and B0S3_n as the least significant bit (LSB). | R/W              | 0              |

TABLE 30: MICROPROCESSOR REGISTER #11, BIT DESCRIPTION

| REGISTER ADDRESS 00001011 00011011 0011011 00111011 0101101 | CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7 NAME | Function   | REGISTER<br>TYPE | RESET<br>VALUE |
|---|--|--|------------------|----------------|
| D7  | Reserved   |  | R/W              | 0              |
| D6-D0   | B6S4_n -<br>B0S4_n   | Arbitrary Transmit Pulse Shape, Segment 4 The shape of each channel's transmitted pulse can be made independently user programmable by selecting "Arbitrary Pulse" mode in Table 5. The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK. This 7 bit number represents the amplitude of the nth channel's arbitrary pulse during the fourth time segment. B6S4_n-B0S4_n is in signed magnitude format with B6S4_n as the sign bit and B0S4_n as the least significant bit (LSB). | R/W              | 0              |



TABLE 31: MICROPROCESSOR REGISTER #12, BIT DESCRIPTION

| REGISTER ADDRESS 00001100 00011100 00101100 0111100 01011100 011011 | CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7 NAME | Function  | REGISTER<br>TYPE | RESET<br>VALUE |
|---|--|---|------------------|----------------|
| D7  | Reserved   |   | R/W              | 0              |
| D6-D0   | B6S5_n -<br>B0S5_n   | Arbitrary Transmit Pulse Shape, Segment 5 The shape of each channel's transmitted pulse can be made independently user programmable by selecting "Arbitrary Pulse" mode in <b>Table 5</b> . The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK. This 7 bit number represents the amplitude of the nth channel's arbitrary pulse during the fifth time segment. B6S5_n-B0S5_n is in signed magnitude format with B6S5_n as the sign bit and B0S5_n as the least significant bit (LSB). | R/W              | 0              |

TABLE 32: MICROPROCESSOR REGISTER #13, BIT DESCRIPTION

| REGISTER ADDRESS 00001101 00011101 00101101 00101101 01011101 011011 | CHANNEL_n CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7 NAME | Function  | REGISTER<br>TYPE | RESET<br>VALUE |
|--|--|---|------------------|----------------|
| D7   | Reserved   |   | R/W              | 0              |
| D6-D0  | B6S6_n -<br>B0S6_n   | Arbitrary Transmit Pulse Shape, Segment 6 The shape of each channel's transmitted pulse can be made independently user programmable by selecting "Arbitrary Pulse" mode in <b>Table 5</b> . The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK. This 7 bit number represents the amplitude of the nth channel's arbitrary pulse during the sixth time segment. B6S6_n-B0S6_n is in signed magnitude format with B6S6_n as the sign bit and B0S6_n as the least significant bit (LSB). | R/W              | 0              |



TABLE 33: MICROPROCESSOR REGISTER #14, BIT DESCRIPTION

| REGISTER ADDRESS 00001110 00011110 00101110 00111110 01001110 011011 | CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7 NAME | FUNCTION  | REGISTER<br>TYPE | RESET<br>VALUE |
|--|--|---|------------------|----------------|
| D7   | Reserved   |   | R/W              | 0              |
| D6-D0  | B6S7_n -<br>B0S7_n   | Arbitrary Transmit Pulse Shape, Segment 7 The shape of each channel's transmitted pulse can be made independently user programmable by selecting "Arbitrary Pulse" mode in Table 5. The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK. This 7 bit number represents the amplitude of the nth channel's arbitrary pulse during the seventh time segment. B6S7_n-B0S7_n is in signed magnitude format with B6S7_n as the sign bit and B0S7_n as the least significant bit (LSB). | R/W              | 0              |

TABLE 34: MICROPROCESSOR REGISTER #15, BIT DESCRIPTION

| REGISTER ADDRESS 00001111 00011111 00101111 01001111 011011 | CHANNEL_N CHANNEL_0 CHANNEL_1 CHANNEL_2 CHANNEL_3 CHANNEL_4 CHANNEL_5 CHANNEL_6 CHANNEL_7 NAME | Function   | REGISTER<br>TYPE | RESET<br>VALUE |
|---|--|--|------------------|----------------|
| D7  | Reserved   |  | R/W              | 0              |
| D6-D0   | B6S8_n -<br>B0S8_n   | Arbitrary Transmit Pulse Shape, Segment 8  The shape of each channel's transmitted pulse can be made independently user programmable by selecting "Arbitrary Pulse" mode in Table 5. The arbitrary pulse is divided into eight time segments whose combined duration is equal to one period of MCLK.  This 7 bit number represents the amplitude of the nth channel's arbitrary pulse during the eighth time segment. B6S8_n-B0S8_n is in signed magnitude format with B6S8_n as the sign bit and B0S8_n as the least significant bit (LSB). | R/W              | 0              |




## TABLE 35: MICROPROCESSOR REGISTER #128, BIT DESCRIPTION

| REGISTER ADDRESS<br>10000000<br>BIT # | Name     | Function  | REGISTER<br>TYPE | RESET<br>VALUE |
|---------------------------------------|----------|---|------------------|----------------|
| D7                                    | SR/DR    | Single-rail/Dual-rail Select: Writing a "1" to this bit configures all 8 channels in the XRT83SL38 to operate in the Single-rail mode.  Writing a "0" configures the XRT83SL38 to operate in Dual-rail mode.  | R/W              | 0              |
| D6                                    | ATAOS    | Automatic Transmit All Ones Upon RLOS: Writing a "1" to this bit enables the automatic transmission of All "Ones" data to the line for the channel that detects an RLOS condition. Writing a "0" disables this feature.   | R/W              | 0              |
| D5                                    | RCLKE    | Receive Clock Edge: Writing a "1" to this bit selects receive output data of all channels to be updated on the negative edge of RCLK.  Wring a "0" selects data to be updated on the positive edge of RCLK.   | R/W              | 0              |
| D4                                    | TCLKE    | Transmit Clock Edge: Writing a "0" to this bit selects transmit data at TPOS_n/TDATA_n and TNEG_n/CODES_n of all channels to be sampled on the falling edge of TCLK_n.  Writing a "1" selects the rising edge of the TCLK_n for sambling.                                 |                  | 0              |
| D3                                    | DATAP    | <b>DATA Polarity:</b> Writing a "0" to this bit selects transmit input and receive output data of all channels to be active "High". Writing a "1" selects an active "Low" state.  | R/W              | 0              |
| D2                                    | Reserved |   |                  | 0              |
| D1                                    | GIE      | Global Interrupt Enable: Writing a "1" to this bit globally enables interrupt generation for all channels. Writing a "0" disables interrupt generation.   | R/W              | 0              |
| D0                                    | SRESET   | Software Reset $\mu$ P Registers: Writing a "1" to this bit longer than 10 $\mu$ s initiates a device reset through the microprocessor interface. All internal circuits are placed in the reset state with this bit set to a "1" except the microprocessor register bits. | R/W              | 0              |

#### **CLOCK SELECT REGISTER**

The input clock source is used to generate all the necessary clock references internally to the LIU. The microprocessor timing is derived from a PLL output which is chosen by programming the Clock Select Bits and the Master Clock Rate in register 0x81h. Therefore, if the clock selection bits or the MCLRATE bit are being programmed, the frequency of the PLL output will be adjusted accordingly. During this adjustment, it is important to "Not" write to any other bit location within the same register while selecting the input/output clock frequency. For best results, register 0x81h can be broken down into two sub-registers with the MSB being bits D[7:3] and the LSB being bits D[2:0] as shown in Figure 22. Note: Bit D[7] is a reserved bit.

FIGURE 22. REGISTER 0x81H SUB REGISTERS



#### Programming Examples:

Example 1: Changing bits D[7:3]

If bits D[7:3] are the only values within the register that will change in a WRITE process, the microprocessor only needs to initiate ONE write operation.

## Example 2: Changing bits D[2:0]

If bits D[2:0] are the only values within the register that will change in a WRITE process, the microprocessor only needs to initiate ONE write operation.

#### Example 3: Changing bits within the MSB and LSB

In this scenario, one must initiate TWO write operations such that the MSB and LSB do not change within ONE write cycle. It is recommended that the MSB and LSB be treated as two independent sub-registers. One can either change the clock selection (MSB) and then change bits D[2:0] (LSB) on the SECOND write, or viceversa. No order or sequence is necessary.



TABLE 36: MICROPROCESSOR REGISTER #129, BIT DESCRIPTION

| REGISTER ADDRESS<br>10000001<br>Bit # | NAME     |   | Function   |                       |                   |          |                                    |                | REGISTER<br>TYPE | RESET<br>VALUE |
|---------------------------------------|----------|---|--|-----------------------|-------------------|----------|------------------------------------|----------------|------------------|----------------|
| D7                                    | Reserved |   |  |                       |                   |          |                                    |                | R/W              | 0              |
| D6                                    | CLKSEL2  | In <b>Host</b><br>ble freq<br>ter clock | lock Select Inputs for Master Clock Synthesizer bit 2:  Host mode, CLKSEL[2:0] are input signals to a programma- e frequency synthesizer that can be used to generate a mas- er clock from an external accurate clock source according to the following table; |                       |                   |          |                                    |                | R/W              | 0              |
|                                       |          | MCLKE1                                  | MCLKT1<br>kHz  | CLKSEL2               | CLKSEL1           | CLKSEL0  | MCLKRATE                           | CLKOUT/<br>kHz |                  |                |
|                                       |          | 2048                                    | 2048   | 0                     | 0                 | 0        | 0                                  | 2048           |                  |                |
|                                       |          | 2048                                    | 2048   | 0                     | 0                 | 0        | 1                                  | 1544           |                  |                |
|                                       |          | 2048                                    | 1544   | 0                     | 0                 | 0        | 0                                  | 2048           |                  |                |
|                                       |          | 1544                                    | 1544   | 0                     | 0                 | 1        | 1                                  | 1544           |                  |                |
|                                       |          | 1544                                    | 1544   | 0                     | 0                 | 1        | 0                                  | 2048           |                  |                |
|                                       |          | 2048                                    | 1544   | 0                     | 0                 | 1        | 1                                  | 1544           |                  |                |
|                                       |          | 8                                       | Х  | 0                     | 1                 | 0        | 0                                  | 2048           |                  |                |
|                                       |          | 8                                       | Х  | 0                     | 1                 | 0        | 1                                  | 1544           |                  |                |
|                                       |          | 16                                      | Х  | 0                     | 1                 | 1        | 0                                  | 2048           |                  |                |
|                                       |          | 16                                      | Х  | 0                     | 1                 | 1        | 1                                  | 1544           |                  |                |
|                                       |          | 56                                      | Х  | 1                     | 0                 | 0        | 0                                  | 2048           |                  |                |
|                                       |          | 56                                      | Х  | 1                     | 0                 | 0        | 1                                  | 1544           |                  |                |
|                                       |          | 64                                      | Х  | 1                     | 0                 | 1        | 0                                  | 2048           |                  |                |
|                                       |          | 64                                      | Х  | 1                     | 0                 | 1        | 1                                  | 1544           |                  |                |
|                                       |          | 128                                     | Х  | 1                     | 1                 | 0        | 0                                  | 2048           |                  |                |
|                                       |          | 128                                     | Х  | 1                     | 1                 | 0        | 1                                  | 1544           |                  |                |
|                                       |          | 256                                     | Х  | 1                     | 1                 | 1        | 0                                  | 2048           |                  |                |
|                                       |          | the mas                                 |  |                       |                   |          | nals are igo                       |                |                  |                |
| D5                                    | CLKSEL1  |   |  | puts for<br>of bit D6 |                   | _        | <b>/nthesize</b> i<br>is bit.      | bit 1:         | R/W              | 0              |
| D4                                    | CLKSEL0  |   |  | puts for<br>of bit D6 |                   | _        | /nthesizei                         | bit 0:         | R/W              | 0              |
| D3                                    | MCLKRATE | Master<br>The Ma                        | Master clock Rate Select: The state of this bit programs the Master Clock Synthesizer to generate the T1/J1 or E1 clock. The Master Clock Synthesizer will generate the E1 clock when MCLKRATE = "0", and the T1/J1 clock when MCLKRATE = 1".                  |                       |                   |          |                                    |                | R/W              | 0              |
| D2                                    | RXMUTE   | outputs<br>any cha                      | at RPOS  |                       | and RNI<br>an RLO | EG/LCV I | s bit, mute<br>pins to a "C<br>on. |                | R/W              | 0              |



## TABLE 36: MICROPROCESSOR REGISTER #129, BIT DESCRIPTION

| D1 | EXLOS | <b>Extended LOS:</b> Writing a "1" to this bit extends the number of zeros at the receive input of each channel before RLOS is declared to 4096 bits. Writing a "0" reverts to the normal mode (175+75 bits for T1 and 32 bits for E1). | R/W | 0 |
|----|-------|---|-----|---|
| D0 | ICT   | In-Circuit-Testing: Writing a "1" to this bit configures all the output pins of the chip in high impedance mode for In-Circuit-Testing. Setting the ICT bit to "1" is equivalent to connecting the Hardware ICT pin 88 to ground.       | R/W | 0 |

## TABLE 37: MICROPROCESSOR REGISTER #130, BIT DESCRIPTION

| REGISTER ADDRESS<br>10000010 | Name     | Function   | REGISTER<br>TYPE | RESET<br>VALUE |
|------------------------------|----------|--|------------------|----------------|
| Віт#                         |          |  |                  |                |
| D7                           | TXONCNTL | Transmit On Control: In Host mode, setting this bit to "1" transfers the control of the Transmit On/Off function to the TXON_n Hardware control pins.  Note: This provides a faster On/Off capability for redundancy application.  | R/W              | 0              |
| D6                           | TERCNTL  | Termination Control. In <b>Host</b> mode, setting this bit to "1" transfers the control of the RXTSEL to the RXTSEL <b>Hardware</b> control pin. <b>Note:</b> This provides a faster On/Off capability for redundancy application. | R/W              | 0              |
| D5-D4                        |          | Reserved   |                  |                |



# TABLE 37: MICROPROCESSOR REGISTER #130, BIT DESCRIPTION

| D3 | MONITOR_3 | the receiver<br>connected to<br>channels.Re<br>output them<br>addition, the<br>TRING_7 by<br>nel 7.<br>With MONIT<br>feature is dis<br>octal line tra | 7 inputs of one of the ceiver 7 to RPOS data to be means of the ceiver 3 to TOR_[3:0] sabled arnsceiver. | at RTIP_7 he other s recovers _7/RNEG he monitor of activation bits set t ad the XR  d Monitor | and RRII are and RRII seven tran the input of _7 and RO ed can be ng Remote of "0", the IT83SL38 in _7 and RIII are | nonitoring enabled NG_7 are internal smit and receive data and clock and CLK_7 respectivel routed to TTIP_7 e Loop-Back for corrected Monitors configured as a nel Select  Selection No Monitoring Receiver 0 Receiver 1 Receiver 2 Receiver 3 Receiver 4 Receiver 5 Receiver 6 No Monitoring Transmitter 0 Transmitter 1 Transmitter 2 Transmitter 3 Transmitter 4 Transmitter 5 Transmitter 6 | d<br>ly. In<br>and<br>han-<br>ring | 0 |  |  |
|----|-----------|---|--|--|---|---|------------------------------------|---|--|--|
|    |           |   |  |  |   |   |                                    |   |  |  |
| D2 |           |   | Protected Monitoring: See description for MONITOR_3  |  |   |   |                                    |   |  |  |
| D1 | MONITOR_1 |   | Protected Monitoring: See description for MONITOR_3  |  |   |   |                                    |   |  |  |
| D0 | MONITOR_0 | Protected N<br>See descrip  |  | _  | _3  |   | R/W                                | 0 |  |  |

# TABLE 38: MICROPROCESSOR REGISTER #131, BIT DESCRIPTION

| REGISTER ADDRESS<br>10000000<br>BIT # | NAME     | Function                   |  |             |         |   |         | REGISTER<br>TYPE | RESET<br>VALUE |
|---------------------------------------|----------|----------------------------|--|-------------|---------|---|---------|------------------|----------------|
| D7                                    | GAUGE1   | This b                     | Gauge Selection to the transfer of the transfe | vith bit D6 | are u   | used to select wire gaug                            | e size  | R/W              | 0              |
|                                       |          |                            | GAUGE <sup>2</sup>   | I GAU       | GE0     | Wire Size   |         |                  |                |
|                                       |          |                            | 0  | (           | )       | 22 and 24 Gauge                                     |         |                  |                |
|                                       |          |                            | 0  | 1           |         | 22 Gauge  |         |                  |                |
|                                       |          |                            | 1  | (           | )       | 24 Gauge  |         |                  |                |
|                                       |          |                            | 1  | 1           |         | 26 Gauge  |         |                  |                |
| D6                                    | GAUGE0   |                            | Gauge Sele   | ector Bit ( | 0:      |   |         | R/W              | 0              |
| D5                                    | Reserved |                            |  |             |         |   |         |                  | 0              |
| D4                                    | Reserved |                            |  |             |         |   |         | R/W              | 0              |
| D3                                    | SL_1     |                            |  |             |         | bit and bit D2 control th<br>owing table.           | e slic- | R/W              | 0              |
|                                       |          | 5                          | SL_1   | SL_0        |         | Slicer Mode   |         |                  |                |
|                                       |          |                            | 0  | 0           | Nor     | mal   |         |                  |                |
|                                       |          |                            | 0  | 1           | Dec     | rease by 5% from Norr                               | mal     |                  |                |
|                                       |          |                            | 1  | 0           | Incr    | ease by 5% from Norm                                | nal     |                  |                |
|                                       |          |                            | 1  | 1           | Nor     | rmal  |         |                  |                |
| D2                                    | SL_0     | Slice                      | r Level Con  | trol bit 0  | : See   | description bit D3.                                 |         | R/W              | 0              |
| D1                                    | EQG_1    | Equa                       | lizer Gain C   | ontrol bi   | it 1: T | his bit together with bit las shown in the table be |         | R/W              | 0              |
|                                       |          | EQG_1 EQG_0 Equalizer Gain |  |             |         |   |         |                  |                |
|                                       |          |                            | 0  | 0           |         | Normal  |         |                  |                |
|                                       |          |                            | 0  | 1           |         | Reduce Gain by 1 dB                                 |         |                  |                |
|                                       |          |                            | 1  | 0           |         | Reduce Gain by 3 dB                                 |         |                  |                |
|                                       |          |                            | 1  | 1           |         | Normal  |         |                  |                |
| D0                                    | EQG_0    | Equa                       | lizer Gain C   | ontrol bi   | it 0: S | ee description of bit D1                            |         | R/W              | 0              |



# TABLE 39: MICROPROCESSOR REGISTER #192, BIT DESCRIPTION

| REGISTER ADDRESS<br>11000000<br>Bit # | NAME     | Function  | REGISTER<br>TYPE | RESET<br>VALUE |
|---------------------------------------|----------|---|------------------|----------------|
| D[7:1]                                | Reserved | These register bits are not used.   | R/W              | 0              |
| D0                                    | E1Arben  | E1 Arbitrary Pulse Enable This bit is used to enable the Arbitrary Pulse Generators for shaping the transmit pulse shape when E1 mode is selected. If this bit is set to "1", all 8 channels will be configured for the Arbitrary Mode. However, each channel is individually controlled by programming the channel registers 0xn8 through 0xnF, where n is the number of the channel.  "0" = Disabled (Normal E1 Pulse Shape ITU G.703)  "1" = Arbitrary Pulse Enabled | R/W              | 0              |

## REV. 1.0.2

# **ELECTRICAL CHARACTERISTICS**

TABLE 40: ABSOLUTE MAXIMUM RATINGS

| Storage Temperature65°C to + 150°C  |
|-------------------------------------|
| Operating Temperature40°C to + 85°C |
| Supply Voltage0.5V to + 3.8V        |
| V <sub>In</sub> 0.5V to + 5.5V      |

TABLE 41: DC DIGITAL INPUT AND OUTPUT ELECTRICAL CHARACTERISTICS

| VDD=3.3V±5%, T <sub>A</sub> =25°C, UNLESS OTHERWISE SPECIFIED                  |                 |      |      |      |       |  |  |  |  |  |
|--|-----------------|------|------|------|-------|--|--|--|--|--|
| PARAMETER  | SYMBOL          | Min. | TYP. | Max. | Units |  |  |  |  |  |
| Power Supply Voltage   | VDD             | 3.13 | 3.3  | 3.46 | V     |  |  |  |  |  |
| Input High Voltage   | V <sub>IH</sub> | 2.0  | -    | 5.0  | V     |  |  |  |  |  |
| Input Low Voltage  | V <sub>IL</sub> | -0.5 | -    | 0.8  | V     |  |  |  |  |  |
| Output High Voltage @ IOH = 2.0mA  | V <sub>OH</sub> | 2.4  | -    | -    | V     |  |  |  |  |  |
| Output Low Voltage @IOL = 2mA.   | V <sub>OL</sub> | -    | -    | 0.4  | V     |  |  |  |  |  |
| Input Leakage Current (except Input pins with Pull-up or Pull- down resistor). | ΙL              | -    | -    | ±10  | μА    |  |  |  |  |  |
| Input Capacitance  | C <sub>I</sub>  | -    | 5.0  | -    | pF    |  |  |  |  |  |
| Output Load Capacitance  | C <sub>L</sub>  | -    | -    | 25   | pF    |  |  |  |  |  |

## TABLE 42: XRT83SL38 POWER CONSUMPTION

# (Vdd=3.3V±5%, T<sub>A</sub>=25°C unless otherwise specified)

| Mode  | SUPPLY  | IMPEDANCE | TERMINATION | TRANSFO  | RMER RATIO  | TYP. | Max.  | Unit | TEST                 |
|-------|---------|-----------|-------------|----------|-------------|------|-------|------|----------------------|
| WIODE | VOLTAGE | IMPEDANCE | RESISTOR    | RECEIVER | TRANSMITTER | IIF. | WIAA. | Ö    | Conditions           |
| E1    | 3.3V    | 75Ω       | Internal    | 1:1      | 1:2         | 1.96 | 2.16  | W    | 100% "1's"           |
| E1    | 3.3V    | 120Ω      | Internal    | 1:1      | 1:2         | 1.85 | 2.04  | W    | 100% "1's"           |
| T1    | 3.3V    | 100Ω      | Internal    | 1:1      | 1:2         | 1.95 | 2.15  | W    | 100% "1's"           |
|       | 3.3V    |           | External    |          |             | 429  | 472   | mW   | All transmitters off |



## TABLE 43: E1 RECEIVER ELECTRICAL CHARACTERISTICS

| (VDD=   | =3.3V±5%, T | A= -40° то 8 | 85°C, UNLES | S OTHERWIS   | E SPECIFIED)               |
|---|-------------|--------------|-------------|--------------|----------------------------|
| PARAMETER   | Min.        | TYP.         | Max.        | Unit         | TEST CONDITIONS            |
| Receiver loss of signal:  |             |              |             |              | Cable attenuation @1024KHz |
| Number of consecutive zeros before RLOS is set                    | 10          | 175          | 255         |              |                            |
| Input signal level at RLOS  | 15          | 20           |             | dB           | ITU-G.775, ETSI 300 233    |
| RLOS De-asserted  | 12.5        |              |             | dB           |                            |
| Input Impedance   |             | 13           |             | kΩ           |                            |
| Input Jitter Tolerance: 1 Hz<br>10kHz-100kHz                      | 37<br>0.2   |              |             | Ulpp<br>Ulpp | ITU G.823                  |
| Recovered Clock Jitter Transfer<br>Corner Frequency               | -           | 36           |             | kHz          | ITU G.736                  |
| Peaking Amplitude   |             |              | - 0.5       | dB           |                            |
| Jitter Attenuator Corner Frequency (-3dB curve) (JABW=0) (JABW=1) | -           | 10<br>1.5    | -           | Hz<br>Hz     | ITU G.736                  |
| Return Loss:  |             |              |             |              | ITU-G.703                  |
| 51kHz - 102kHz  | 14          | -            | -           | dB           |                            |
| 102kHz - 2048kHz  | 20          |              |             | dB           |                            |
| 2048kHz - 3072kHz   | 16          |              |             | dB           |                            |

**TABLE 44: T1 RECEIVER ELECTRICAL CHARACTERISTICS** 

| VDD=3.3\  | VDD=3.3V±5%, T <sub>A</sub> =-40° TO 85°C, UNLESS OTHERWISE SPECIFIED |                |             |                |                           |  |  |  |  |
|---|---|----------------|-------------|----------------|---------------------------|--|--|--|--|
| PARAMETER   | Min.  | TYP.           | Max.        | Unit           | TEST CONDITIONS           |  |  |  |  |
| Receiver loss of signal:  |   |                |             |                |                           |  |  |  |  |
| Number of consecutive zeros before RLOS is set                          | 100   | 175            | 250         |                |                           |  |  |  |  |
| Input signal level at RLOS  | 15  | 20             | -           | dB             | Cable attenuation @772KHz |  |  |  |  |
| RLOS Clear  | 12.5  | -              | -           | % ones         | ITU-G.775, ETSI 300 233   |  |  |  |  |
| Input Impedance   |   | 13             | -           | kΩ             |                           |  |  |  |  |
| Jitter Tolerance:<br>1Hz<br>10kHz - 100kHz                              | 138<br>0.4  |                |             | Ulpp           | AT&T Pub 62411            |  |  |  |  |
| Recovered Clock Jitter Transfer Corner Frequency Peaking Amplitude      | -   | 9.8            | -<br>0.1    | KHz<br>dB      | TR-TSY-000499             |  |  |  |  |
| Jitter Attenuator Corner Frequency (-3dB curve)                         | -   | 6              |             | -Hz            | AT&T Pub 62411            |  |  |  |  |
| Return Loss:<br>51kHz - 102kHz<br>102kHz - 2048kHz<br>2048kHz - 3072kHz | -<br>-<br>-   | 20<br>25<br>25 | -<br>-<br>- | dB<br>dB<br>dB |                           |  |  |  |  |

TABLE 45: E1 TRANSMIT RETURN LOSS REQUIREMENT

| FREQUENCY    | RETURN LOSS  |            |  |  |  |  |
|--------------|--------------|------------|--|--|--|--|
| I REQUENCT   | G.703/CH-PTT | ETS 300166 |  |  |  |  |
| 51-102kHz    | 8dB          | 6dB        |  |  |  |  |
| 102-2048kHz  | 14dB         | 8dB        |  |  |  |  |
| 2048-3072kHz | 10dB         | 8dB        |  |  |  |  |

TABLE 46: E1 TRANSMITTER ELECTRICAL CHARACTERISTICS

| VDD=3.3V±5%, T <sub>A</sub> =-40° to 85°C, unless otherwise specified |       |      |       |    |   |  |  |  |  |
|---|-------|------|-------|----|---|--|--|--|--|
| PARAMETER MIN. TYP. MAX. UNIT TEST CONDITIONS                         |       |      |       |    |   |  |  |  |  |
| AMI Output Pulse Amplitude:   |       |      |       |    | Transformer with 1:2 ratio and Internal |  |  |  |  |
| 75 $\Omega$ Application   | 2.185 | 2.37 | 2.555 | V  | termination.                            |  |  |  |  |
| 120 $\Omega$ Application  | 2.76  | 3.00 | 3.24  | V  |   |  |  |  |  |
| Output Pulse Width  | 224   | 244  | 264   | ns |   |  |  |  |  |

## TABLE 46: E1 TRANSMITTER ELECTRICAL CHARACTERISTICS

| VDD=3.3V±5%, T <sub>A</sub> =-40° TO 85°C, UNLESS OTHERWISE SPECIFIED |          |       |        |          |  |  |  |  |  |  |
|---|----------|-------|--------|----------|--|--|--|--|--|--|
| PARAMETER   | MIN.     | TYP.  | Max.   | Unit     | TEST CONDITIONS  |  |  |  |  |  |
| Output Pulse Width Ratio  | 0.95     | -     | 1.05   | -        | ITU-G.703  |  |  |  |  |  |
| Output Pulse Amplitude Ratio  | 0.95     | -     | 1.05   | -        | ITU-G.703  |  |  |  |  |  |
| Jitter Added by the Transmitter Output                                | -        | 0.025 | 0.05   | Ulpp     | Broad Band with jitter free TCLK applied to the input. |  |  |  |  |  |
| Output Return Loss:<br>51kHz -102kHz                                  | 8        | -     | -      | dB       | ETSI 300 166, CHPTT                                    |  |  |  |  |  |
| 102kHz-2048kHz<br>2048kHz-3072kHz                                     | 14<br>10 | -     | -<br>- | dB<br>dB |  |  |  |  |  |  |

TABLE 47: T1 TRANSMITTER ELECTRICAL CHARACTERISTICS

| VDD=3.3V±5%, T <sub>A</sub> =-40° TO 85°C, UNLESS OTHERWISE SPECIFIED     |        |                |              |                |  |  |  |  |  |  |
|---|--------|----------------|--------------|----------------|--|--|--|--|--|--|
| PARAMETER   | MIN.   | TYP.           | Max.         | Unit           | TEST CONDITIONS  |  |  |  |  |  |
| AMI Output Pulse Amplitude:   | 2.5    | 3.0            | 3.50         | V              | Transformer with 1:2 ratio and Internal termination.   |  |  |  |  |  |
| Output Pulse Width  | 338    | 350            | 362          | ns             | ANSI T1.102  |  |  |  |  |  |
| Output Pulse Width Imbalance  | -      | -              | 20           | -              | ANSI T1.102  |  |  |  |  |  |
| Output Pulse Amplitude Imbalance  | -      | -              | <u>+</u> 200 | mV             | ANSI T1.102  |  |  |  |  |  |
| Jitter Added by the Transmitter Output                                    | -      | 0.025          | 0.05         | Ulpp           | Broad Band with jitter free TCLK applied to the input. |  |  |  |  |  |
| Output Return Loss:<br>51kHz -102kHz<br>102kHz-2048kHz<br>2048kHz-3072kHz | -<br>- | 15<br>15<br>15 | -<br>-<br>-  | dB<br>dB<br>dB |  |  |  |  |  |  |



FIGURE 23. ITU G.703 PULSE TEMPLATE 269 ns




TABLE 48: TRANSMIT PULSE MASK SPECIFICATION

| Test Load Impedance                             | 75Ω Resistive (Coax) | 120 $\Omega$ Resistive (twisted Pair) |
|---|----------------------|---------------------------------------|
| Nominal Peak Voltage of a Mark                  | 2.37V                | 3.0V                                  |
| Peak voltage of a Space (no Mark)               | 0 <u>+</u> 0.237V    | 0 <u>+</u> 0.3V                       |
| Nominal Pulse width                             | 244ns                | 244ns                                 |
| Ratio of Positive and Negative Pulses Imbalance | 0.95 to 1.05         | 0.95 to 1.05                          |



FIGURE 24. DSX-1 PULSE TEMPLATE (NORMALIZED AMPLITUDE)




TABLE 49: DSX1 INTERFACE ISOLATED PULSE MASK AND CORNER POINTS


| MINIMUM CURVE |                      | MAXIMUM CURVE |                      |  |
|---------------|----------------------|---------------|----------------------|--|
| TIME (UI)     | NORMALIZED AMPLITUDE | TIME (UI)     | NORMALIZED AMPLITUDE |  |
| -0.77         | 05V                  | -0.77         | .05V                 |  |
| -0.23         | 05V                  | -0.39         | .05V                 |  |
| -0.23         | 0.5V                 | -0.27         | .8V                  |  |
| -0.15         | 0.95V                | -0.27         | 1.15V                |  |
| 0.0           | 0.95V                | -0.12         | 1.15V                |  |
| 0.15          | 0.9V                 | 0.0           | 1.05V                |  |
| 0.23          | 0.5V                 | 0.27          | 1.05V                |  |
| 0.23          | -0.45V               | 0.35          | -0.07V               |  |
| 0.46          | -0.45V               | 0.93          | 0.05V                |  |
| 0.66          | -0.2V                | 1.16          | 0.05V                |  |
| 0.93          | -0.05V               |               |                      |  |
| 1.16          | -0.05V               |               |                      |  |



TABLE 50: AC ELECTRICAL CHARACTERISTICS


| VDD=3.3                                       | VDD=3.3V±5%, Ta=25°C, unless otherwise specified |      |       |      |       |
|---|--|------|-------|------|-------|
| PARAMETER                                     | SYMBOL   | MIN. | TYP.  | Max. | Units |
| E1 MCLK Clock Frequency                       |  | -    | 2.048 |      | MHz   |
| T1 MCLK Clock Frequency                       |  | -    | 1.544 |      | MHz   |
| MCLK Clock Duty Cycle                         |  | 40   | -     | 60   | %     |
| MCLK Clock Tolerance                          |  | -    | ±50   | -    | ppm   |
| TCLK Duty Cycle                               | T <sub>CDU</sub>                                 | 30   | 50    | 70   | %     |
| Transmit Data Setup Time                      | T <sub>SU</sub>                                  | 50   | -     | -    | ns    |
| Transmit Data Hold Time                       | T <sub>HO</sub>                                  | 30   | -     | -    | ns    |
| TCLK Rise Time(10%/90%)                       | TCLK <sub>R</sub>                                | -    | -     | 40   | ns    |
| TCLK Fall Time(90%/10%)                       | TCLK <sub>F</sub>                                | -    | -     | 40   | ns    |
| RCLK Duty Cycle                               | R <sub>CDU</sub>                                 | 45   | 50    | 55   | %     |
| Receive Data Setup Time                       | R <sub>SU</sub>                                  | 150  | -     | -    | ns    |
| Receive Data Hold Time                        | R <sub>HO</sub>                                  | 150  | -     | -    | ns    |
| RCLK to Data Delay                            | R <sub>DY</sub>                                  | -    | -     | 40   | ns    |
| RCLK Rise Time(10% to 90%) with 25pF Loading. | RCLK <sub>R</sub>                                | -    | -     | 40   | ns    |
| RCLK Fall Time(90% to 10%) with 25pF Loading. | RCLK <sub>F</sub>                                |      |       | 40   | ns    |

FIGURE 25. TRANSMIT CLOCK AND INPUT DATA TIMING





## FIGURE 26. RECEIVE CLOCK AND OUTPUT DATA TIMING



# OCTAL T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. 1.0.2

# MICROPROCESSOR INTERFACE I/O TIMING

#### INTEL INTERFACE TIMING - ASYNCHRONOUS

The signals used for the Intel microprocessor interface are: Address Latch Enable ( $\overline{\text{RD}}$ ), Write Enable ( $\overline{\text{WR}}$ ), Chip Select ( $\overline{\text{CS}}$ ), Address and Data bits. The microprocessor interface uses minimum external glue logic and is compatible with the timings of the 8051 or 80C188 with an 8-16 MHz clock frequency, and with the timings of x86 or i960 family or microprocessors. The interface timing shown in **Figure 27** and **Figure 29** is described in **Table 51**.

FIGURE 27. INTEL ASYNCHRONOUS PROGRAMMED I/O INTERFACE TIMING




TABLE 51: ASYNCHRONOUS MODE 1 - INTEL 8051 AND 80188 INTERFACE TIMING

| SYMBOL            | PARAMETER  | Min | MAX | Units |  |
|-------------------|--|-----|-----|-------|--|
| t <sub>0</sub>    | Valid Address to CS Falling Edge                                       | 0   | -   | ns    |  |
| t <sub>1</sub>    | CS Falling Edge to RD Assert   | 20  | -   | ns    |  |
| t <sub>2</sub>    | RD Assert to RDY Assert  | -   | 135 | ns    |  |
| NA                | RD Pulse Width (t2)  | 135 | -   | ns    |  |
| t <sub>3</sub>    | CS Falling Edge to WR Assert   | 20  | -   | ns    |  |
| t <sub>4</sub>    | WR Assert to RDY Assert  | -   | 135 | ns    |  |
| NA                | WR Pulse Width (t2)  | 135 | -   | ns    |  |
| t <sub>5</sub>    | CS Falling Edge to AS Falling Edge                                     | 0   | -   | ns    |  |
| Reset pulse width | Reset pulse width - both Motorola and Intel Operations (see Figure 29) |     |     |       |  |
| t <sub>9</sub>    | Reset pulse width  | 10  |     | μs    |  |

#### MOTOROLA ASYCHRONOUS INTERFACE TIMING

The signals used in the Motorola microprocessor interface mode are: Address Strobe (AS), Data Strobe ( $\overline{DS}$ ), Read/Write Enable (R/W), Chip Select ( $\overline{CS}$ ), Address and Data bits. The interface is compatible with the timing of a Motorola 68000 microprocessor family with up to 16.67 MHz clock frequency. The interface timing is shown in **Figure 28** and **Figure 29**. The I/O specifications are shown in **Table 52**.

FIGURE 28. MOTOROLA 68K ASYNCHRONOUS PROGRAMMED I/O INTERFACE TIMING





TABLE 52: ASYNCHRONOUS - MOTOROLA 68K - INTERFACE TIMING SPECIFICATION

| SYMBOL   | PARAMETER                          | Min | Max | Units |
|--|------------------------------------|-----|-----|-------|
| t <sub>0</sub>   | Valid Address to CS Falling Edge   | 0   | -   | ns    |
| t <sub>1</sub>   | CS Falling Edge to DS Assert       | 20  | -   | ns    |
| t <sub>2</sub>   | DS Assert to DTACK Assert          | -   | 135 | ns    |
| NA   | DS Pulse Width (t2)                | 135 | -   | ns    |
| t <sub>3</sub>   | CS Falling Edge to AS Falling Edge | 0   | -   | ns    |
| Reset pulse width - both Motorola and Intel Operations (see Figure 29) |                                    |     |     |       |
| t <sub>9</sub>   | Reset pulse width                  | 10  |     | μs    |


FIGURE 29. MICROPROCESSOR INTERFACE TIMING - RESET PULSE WIDTH



#### REV. 1.0.2

### **PACKAGE DIMENSIONS**

# 225 BALL PLASTIC BALL GRID ARRAY (BOTTOM VIEW) (19.0 X 19.0 X 1.0mm)



Note: The control dimension is in millimeter.

|        | INCHES    |       | MILLIM | ETERS |
|--------|-----------|-------|--------|-------|
| SYMBOL | MIN       | MAX   | MIN    | MAX   |
| Α      | 0.049     | 0.096 | 1.24   | 2.45  |
| A1     | 0.016     | 0.024 | 0.40   | 0.60  |
| A2     | 0.013     | 0.024 | 0.32   | 0.60  |
| А3     | 0.020     | 0.048 | 0.52   | 1.22  |
| D      | 0.740     | 0.756 | 18.80  | 19.20 |
| D1     | 0.669 BSC |       | 17.00  | BSC   |
| D2     | 0.665     | 0.669 | 16.90  | 17.00 |
| b      | 0.020     | 0.028 | 0.50   | 0.70  |
| е      | 0.039 BSC |       | 1.00   | BSC   |





# **ORDERING INFORMATION**

| Part Number | Package      | OPERATING TEMPERATURE RANGE |
|-------------|--------------|-----------------------------|
| XRT83SL38IB | 225 Ball BGA | -40°C to +85°C              |

#### REVISIONS

| Rev#   | DESCRIPTION  |
|--------|--|
| P1.0.0 | Initial data sheet   |
| P101   | Edits  |
| P102   | Reformatted columns.   |
| P1.0.3 | corrected microprocessor timing information and edited Redundancy section.   |
| P1.0.4 | Made edits to RLOS section. Table 4, EQC4 and EQC3 changed. RX transformer changed from 2:1 to 1:1. Removed references to 1:2.42 transformer ratio.  |
| P1.0.5 | Definition of TXON_n pin changed. Added detailed explanation of LOS operation. Added description of arbitrary pulse. Added description of the operation of the TRATIO bit. Added description of Gap Clock Support. |
| P1.0.6 | Changed issue date to November 2002. Corrected BGA pinout.   |
| P1.0.7 | Swapped the function of $\mu PTS1$ and $\mu PTS2$ . Replaced $\mu Processor$ timing diagrams and timing information, (Figures 27 and 28 Tables 50 and 51).   |
| P1.0.8 | Removed EXT_VCM_[0-7] and made them No Connect pins. MCLKT1 changed to pin K1, TGND_0 changed to pin D3 and D3 made NC. SR_DR moved to pin K4.   |
| P1.0.9 | Added RXON_n to bit 5 Control register 0.  |
| P1.1.0 | Added new E1 arbitrary pulse feature. Added description to the global registers.   |
| 1.0.0  | Final release.   |
| 1.0.1  | Added (Exar recommends initiating a HW reset upon power up.) to the Hardware rest pin description. In figure 30 and in tables 51 and 52 changed t9 to 10 (μs). Changed format to add new logo.                     |
| 1.0.2  | Remove XRT83SL38IV product info.   |

#### **NOTICE**

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2007 EXAR Corporation

Datasheet June 2007.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.