FDMS8558SDC

N-Channel PowerTrench[®] SyncFETTM

25 V, 90 A, 1.5 m Ω

Features

- Dual CoolTM PQFN package
- Max $r_{DS(on)}$ = 1.5 m Ω at V_{GS} = 10 V, I_D = 38 A
- Max r_{DS(on)} = 1.7 mΩ at V_{GS} = 4.5 V, I_D = 36 A
- High performance technology for extremely low r_{DS(on)}
- SyncFETTM Schottky Body Diode
- RoHS Compliant




General Description

This N-Channel SyncFETTM is produced using Fairchild Semiconductor's advanced PowerTrench[®] process. Advancements in both silicon and package technologies have been combined to offer the lowest $r_{DS(on)}$ while maintaining excellent switching performance by extremely low Junction-to-Ambient thermal resistance. This device has the added benefit of an efficient monolithic Schottky body diode.

Applications

- Synchronous Rectifier for DC/DC Converters
- Telecom Secondary Side Rectification
- High End Server/Workstation Vcore Low Side



MOSFET Maximum Ratings T_A = 25°C unless otherwise noted

Symbol	Parameter			Ratings		
V _{DS}	Drain to Source Voltage			25	V	
V _{GS}	Gate to Source Voltage			12	V	
	Drain Current -Continuous (Package limited)	T _C = 25 °C		90		
I _D	-Continuous	T _A = 25 °C	(Note 1a)	38	Α	
	-Pulsed			140		
E _{AS}	Single Pulse Avalanche Energy		(Note 3)	145	mJ	
D	Power Dissipation	T _C = 25 °C		89	w	
P _D	Power Dissipation	T _A = 25 °C	(Note 1a)	3.3	vv	
T _J , T _{STG}	Operating and Storage Junction Temperature Ra	ange		-55 to +150	°C	

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction to Case	(Top Source)	2.8	
$R_{\theta JC}$	Thermal Resistance, Junction to Case	(Bottom Drain)	1.4	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	38	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1b)	81	00.00
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1i)	16	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1j)	23	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1k)	11	

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
09DC	FDMS8558SDC	Power 56	13"	12 mm	3000 units

July 2013


Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	cteristics					
BV _{DSS}	Drain to Source Breakdown Voltage	I _D = 1 mA, V _{GS} = 0 V	25			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I _D = 10 mA, referenced to 25 °C		24		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 20 V, V_{GS} = 0 V$			500	μA
I _{GSS}	Gate to Source Leakage Current	V_{GS} = +12 V/-8 V, V_{DS} = 0 V			±100	nA
On Chara	cteristics					
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 1 \text{ mA}$	1.1	1.4	2.2	V
$\Delta V_{GS(th)}$ ΔT_{J}	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 10 \text{ mA}, \text{ referenced to } 25 \text{ °C}$		-3		mV/°C
0		V _{GS} = 10 V, I _D = 38 A		1.1	1.5	
r _{DS(on)}	Static Drain to Source On Resistance	$V_{GS} = 4.5 \text{ V}, \text{ I}_{D} = 36 \text{ A}$		1.3	1.7	mΩ
		V _{GS} = 10 V, I _D = 38 A, T _J = 125 °C		1.6	2.1	+
9 _{FS}	Forward Transconductance	V _{DS} = 5 V, I _D = 38 A		317		S
C _{rss}	Output Capacitance Reverse Transfer Capacitance	— V _{DS} = 13 V, V _{GS} = 0 V, — f = 1 MHz		1508 195 0.9		pF pF
C _{oss} C _{rss} R _g Switching						
C _{rss} R _g Switching	Reverse Transfer Capacitance Gate Resistance			195		pF
C _{rss} R _g Switching t _{d(on)}	Reverse Transfer Capacitance Gate Resistance Characteristics Turn-On Delay Time Rise Time	f = 1 MHz V _{DD} = 13 V, I _D = 38 A,		195 0.9		pF Ω
C _{rss} Rg Switching t _{d(on)} t _r t _{d(off)}	Reverse Transfer Capacitance Gate Resistance Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time	f = 1 MHz		195 0.9 14 8 51		pF Ω ns
$\frac{C_{rss}}{R_g}$ Switching $\frac{t_{d(on)}}{t_r}$ $\frac{t_{d(off)}}{t_f}$	Reverse Transfer Capacitance Gate Resistance Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time	f = 1 MHz V _{DD} = 13 V, I _D = 38 A, V _{GS} = 10 V, R _{GEN} = 6 Ω		195 0.9 14 8 51 7		pF Ω ns ns ns ns
C _{rss} R _g Switching t _{d(on)} t _r t _{d(off)} t _f Q _g	Reverse Transfer Capacitance Gate Resistance Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge	f = 1 MHz $V_{DD} = 13 \text{ V}, I_D = 38 \text{ A},$ $V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$		195 0.9 14 8 51 7 81		pF Ω ns ns ns ns nC
$\frac{C_{rss}}{R_g}$ Switching $\frac{t_{d(on)}}{t_r}$ $\frac{t_{d(off)}}{t_f}$ Q_g Q_g	Reverse Transfer Capacitance Gate Resistance Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Total Gate Charge	f = 1 MHz $V_{DD} = 13 \text{ V}, I_D = 38 \text{ A},$ $V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$		195 0.9 14 8 51 7 81 38		pF Ω ns ns ns nc nC
$\begin{array}{c} C_{rss} \\ \hline R_{g} \\ \hline \textbf{Switching} \\ \hline \textbf{t}_{d(on)} \\ \hline t_{r} \\ \hline t_{d(off)} \\ \hline t_{f} \\ \hline Q_{g} \\ \hline Q_{g} \\ \hline Q_{gs} \\ \hline \end{array}$	Reverse Transfer Capacitance Gate Resistance Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Gate to Source Gate Charge	f = 1 MHz V _{DD} = 13 V, I _D = 38 A, V _{GS} = 10 V, R _{GEN} = 6 Ω		195 0.9 14 8 51 7 81 38 10		pF Ω ns ns ns nC nC nC
$\begin{array}{c} C_{rss} \\ \hline R_{g} \\ \hline \textbf{Switching} \\ \hline \textbf{t}_{d(on)} \\ \hline t_{r} \\ \hline t_{d(off)} \\ \hline t_{f} \\ \hline Q_{g} \\ \hline Q_{g} \\ \hline Q_{gs} \\ \hline Q_{gd} \\ \hline \end{array}$	Reverse Transfer Capacitance Gate Resistance Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Gate to Source Gate Charge Gate to Drain "Miller" Charge	f = 1 MHz $V_{DD} = 13 \text{ V}, I_D = 38 \text{ A},$ $V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$		195 0.9 14 8 51 7 81 38		pF Ω ns ns ns nC nC
$\begin{array}{c} C_{rss} \\ \hline R_{g} \\ \hline \\ \textbf{Switching} \\ \hline \hline \\ \hline \hline \\ \textbf{Switching} \\ \hline \hline \\ \hline \hline \\ \hline \hline \\ \textbf{Switching} \\ \hline \hline \\ \hline \hline \\ \hline \hline \hline \\ \hline \hline \\ \hline \hline \hline \\ \hline \hline \hline \\ \hline \hline \hline \hline \\ \hline \hline \hline \hline \\ \hline \hline \hline \hline \hline \\ \hline \hline$	Reverse Transfer Capacitance Gate Resistance Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Gate to Source Gate Charge	$\label{eq:VDD} \begin{array}{c} f = 1 \mbox{ MHz} \\ \\ V_{DD} = 13 \mbox{ V}_{D} = 38 \mbox{ A}, \\ V_{GS} = 10 \mbox{ V}, R_{GEN} = 6 \\ \\ \hline V_{GS} = 0 \mbox{ V to } 10 \mbox{ V} \\ \\ V_{GS} = 0 \mbox{ V to } 4.5 \mbox{ V} \\ \\ \hline D_{D} = 38 \mbox{ A} \\ \\ \hline \end{array} \\ \hline \begin{array}{c} V_{GS} = 0 \mbox{ V, } I_{S} = 2 \mbox{ A} \\ \\ \hline \end{array} \\ \hline \end{array} \\ \left. \begin{array}{c} V_{GS} = 0 \mbox{ V, } I_{S} = 2 \mbox{ A} \\ \\ \hline \end{array} \\ \end{array} \\ \left. \begin{array}{c} V_{GS} = 0 \mbox{ V, } I_{S} = 2 \mbox{ A} \\ \\ \hline \end{array} \\ \end{array} \right. \\ \left. \begin{array}{c} V_{GS} = 0 \mbox{ V, } I_{S} = 2 \mbox{ A} \\ \\ \hline \end{array} \\ \left. \begin{array}{c} V_{GS} = 0 \mbox{ V, } I_{S} = 2 \mbox{ A} \\ \\ \hline \end{array} \\ \left. \begin{array}{c} V_{GS} = 0 \mbox{ V, } I_{S} = 2 \mbox{ A} \\ \\ \hline \end{array} \right. \\ \left. \begin{array}{c} V_{GS} = 0 \mbox{ V, } I_{S} = 2 \mbox{ A} \\ \\ \hline \end{array} \\ \left. \begin{array}{c} V_{GS} = 0 \mbox{ V, } I_{S} = 2 \mbox{ A} \\ \\ \hline \end{array} \right. \\ \left. \begin{array}{c} V_{GS} = 0 \mbox{ V, } I_{S} = 2 \mbox{ A} \\ \\ \hline \end{array} \\ \left. \begin{array}{c} V_{GS} = 0 \mbox{ V, } I_{S} = 2 \mbox{ A} \\ \\ \hline \end{array} \right. \\ \left. \begin{array}{c} V_{GS} = 0 \mbox{ V, } I_{S} = 2 \mbox{ A} \\ \\ \hline \end{array} \\ \left. \begin{array}{c} V_{GS} = 0 \mbox{ V, } I_{S} = 2 \mbox{ A} \\ \\ \hline \end{array} \right. \\ \left. \begin{array}{c} V_{GS} = 0 \mbox{ V, } I_{S} = 2 \mbox{ A} \\ \\ \hline \end{array} \right. \\ \left. \begin{array}{c} V_{GS} = 0 \mbox{ V, } I_{S} = 2 \mbox{ A} \\ \\ \hline \end{array} \right. \\ \left. \begin{array}{c} V_{GS} = 0 \mbox{ V, } I_{S} = 2 \mbox{ A} \\ \\ \hline \end{array} \right. \\ \left. \begin{array}{c} V_{GS} = 0 \mbox{ V, } I_{S} = 2 \mbox{ A} \\ \\ \hline \end{array} \right. \\ \left. \begin{array}{c} V_{GS} = 0 \mbox{ V, } I_{S} = 2 \mbox{ A} \\ \\ \hline \end{array} \right. \\ \left. \begin{array}{c} V_{GS} = 0 \mbox{ V, } I_{S} = 2 \mbox{ A} \\ \\ \hline \end{array} \right. \\ \left. \begin{array}{c} V_{GS} = 0 \mbox{ V, } I_{S} = 2 \mbox{ A} \\ \\ \hline \end{array} \right. \\ \left. \begin{array}{c} V_{GS} = 0 \mbox{ V, } I_{S} = 2 \mbox{ A} \\ \\ \hline \end{array} \right. \\ \left. \begin{array}{c} V_{GS} = 0 \mbox{ V, } I_{S} = 2 \mbox{ A} \\ \hline \end{array} \right. \\ \left. \begin{array}{c} V_{GS} = 0 \mbox{ V, } I_{S} = 2 \mbox{ A} \\ \hline \end{array} \right. \\ \left. \begin{array}{c} V_{GS} = 0 \mbox{ V, } I_{S} = 2 \mbox{ A} \\ \hline \end{array} \right. \\ \left. \begin{array}{c} V_{GS} = 0 \mbox{ V, } I_{S} = 2 \mbox$		195 0.9 14 8 51 7 81 38 10	0.8	pF Ω ns ns ns nC nC nC
$\begin{array}{c} C_{rss} \\ \hline R_{g} \\ \hline \\ \textbf{Switching} \\ \hline \\ \textbf{t}_{d(on)} \\ \hline \\ t_{r} \\ \hline \\ t_{d(off)} \\ \hline \\ t_{f} \\ \hline \\ Q_{g} \\ \hline \\ Q_{g} \\ \hline \\ Q_{gs} \\ \hline \\ Q_{gd} \\ \hline \end{array}$	Reverse Transfer Capacitance Gate Resistance Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Gate to Source Gate Charge Gate to Drain "Miller" Charge urce Diode Characteristics	$f = 1 \text{ MHz}$ $V_{DD} = 13 \text{ V}, I_{D} = 38 \text{ A},$ $V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{DD} = 13 \text{ V},$ $I_{D} = 38 \text{ A}$		195 0.9 14 8 51 7 81 38 10 9.7 0.6		pF Ω ns ns ns nC nC nC nC

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction to Case	(Top Source)	2.8	
$R_{\theta JC}$	Thermal Resistance, Junction to Case	(Bottom Drain)	1.4	
R_{\thetaJA}	Thermal Resistance, Junction to Ambient	(Note 1a)	38	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1b)	81	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1c)	27	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1d)	34	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1e)	16	00 AM
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1f)	19	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1g)	26	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1h)	61	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1i)	16	
R_{\thetaJA}	Thermal Resistance, Junction to Ambient	(Note 1j)	23	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1k)	11	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1I)	13	

NOTES:

1. R_{0JA} is determined with the device mounted on a FR-4 board using a specified pad of 2 oz copper as shown below. R_{0JC} is guaranteed by design while R_{0CA} is determined by the user's board design.



a. 38 °C/W when mounted on a 1 in² pad of 2 oz copper



b. 81 °C/W when mounted on a minimum pad of 2 oz copper

c. Still air, 20.9x10.4x12.7mm Aluminum Heat Sink, 1 in² pad of 2 oz copper

d. Still air, 20.9x10.4x12.7mm Aluminum Heat Sink, minimum pad of 2 oz copper

e. Still air, 45.2x41.4x11.7mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, 1 in² pad of 2 oz copper

f. Still air, 45.2x41.4x11.7mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, minimum pad of 2 oz copper

g. 200FPM Airflow, No Heat Sink,1 in² pad of 2 oz copper

h. 200FPM Airflow, No Heat Sink, minimum pad of 2 oz copper

i. 200FPM Airflow, 20.9x10.4x12.7mm Aluminum Heat Sink, 1 in² pad of 2 oz copper


j. 200FPM Airflow, 20.9x10.4x12.7mm Aluminum Heat Sink, minimum pad of 2 oz copper

k. 200FPM Airflow, 45.2x41.4x11.7mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, 1 in² pad of 2 oz copper


I. 200FPM Airflow, 45.2x41.4x11.7mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, minimum pad of 2 oz copper

2. Pulse Test: Pulse Width < 300 μ s, Duty cycle < 2.0%. 3. E_{AS} of 145 mJ is based on starting T_J = 25 °C, L = 0.9 mH, I_{AS} = 18 A, V_{DD} = 23 V, V_{GS} = 10 V. 100% test at L = 0.1 mH, I_{AS} = 39 A.


FDMS8558SDC N-Channel PowerTrench[®] SyncFETTM



©2012 Fairchild Semiconductor Corporation FDMS8558SDC Rev.C2 www.fairchildsemi.com



FDMS8558SDC Rev.C2



FDMS8558SDC N-Channel PowerTrench[®] SyncFETTM

Typical Characteristics (continued)

SyncFET[™] Schottky body diode Characteristics

Fairchild's SyncFETTM process embeds a Schottky diode in parallel with PowerTrench MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. Figure 14 shows the reverse recovery characteristic of the FDMS8558SDC.

Schottky barrier diodes exhibit significant leakage at high temperature and high reverse voltage. This will increase the power in the device.





Figure 14. FDMS8558SDC SyncFET[™] body diode reverse recovery characteristic

Figure 15. SyncFETTM body diode reverse leakage versus drain-source voltage



FDMS8558SDC Rev.C2



TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

R

2Cool™ AccuPower™ AX-CAP®* BitSiC™ Build it Now™ CorePLUS™ CorePOWER™ **CROSSVOLT™** CTL™ Current Transfer Logic™ DEUXPEED[®] Dual Cool™ EcoSPARK[®] EfficentMax™ ESBC™

Fairchild® Fairchild Semiconductor® FACT Quiet Series™ **FACT**[®] FAST® FastvCore™ FETBench™

Global Power ResourceSM Green Bridge™ Green FPS™ Green FPS™ e-Series™ G*max*™ GTO™ IntelliMAX™ ISOPLANAR™ Marking Small Speakers Sound Louder and Better™ MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™ MicroPak2™ MillerDrive™ MotionMax™ mWSaver™ OptoHiT™ OPTOLOGIC[®] OPTOPLANAR[®]

FPS™

F-PFS™

FRFET®

PowerTrench[®] PowerXS™ Programmable Active Droop™ OFET QS™ Quiet Series™ RapidConfigure™ **™** ng our world, 1mW/W/kW at a time™ SignalWise™ SmartMax™ SMART START™ Solutions for Your Success™ SPM[®] STEALTH™ SuperFET[®] SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS® SyncFET™

SYSTEM^{®*} GENERAL TinyBoost¹ TinyBuck™ TinyCalc™ TinyLogic[®] TIŃYOPTO™ TinyPower™ TinyPWM™ TinyWire™ TranSiC[®] TriFault Detect™ TRUECURRENT®* uSerDes™ UHC[®] Ultra FRFET™ UniFET™ VCX™

VisualMax™

VoltagePlus™ XS™

Svnc-Lock™

*Trademarks of System General Corporation, used under license by Fairchild Semiconductor

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used here in:

- 1 Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition		
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.		
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.		
		,		

FDMS8558SDC N-Channel PowerTrench[®] SyncFET