Single N-Channel Power MOSFET

40 V, 240 A, 0.72 m Ω

Features

- Small Footprint (TOLL) for Compact Design
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Q_G and Capacitance to Minimize Driver Losses
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V_{DSS}	40	V
Gate-to-Source Voltage	Э		V _{GS}	±20	V
Continuous Drain Current $R_{\theta JC}$ (Notes 1, 3)	Steady State	T _C = 25°C	I _D	240	Α
Power Dissipation	Steady State	T _C = 25°C	P_{D}	357.1	W
R _{θJC} (Note 1)	State	T _C = 100°C		178.6	
Continuous Drain	Steady State	T _C = 25°C	I _D	53.3	Α
Current R _{0JA} (Notes 1, 2, 3)	State	T _C = 100°C		37.7	
Power Dissipation	Steady State	T _C = 25°C	P_{D}	3.5	W
R _{θJA} (Notes 1, 2)	State	T _C = 100°C		1.7	
Pulsed Drain Current	ulsed Drain Current $T_C = 25^{\circ}C$, $t_p = 10 \mu s$			2113	Α
Operating Junction and Storage Temperature Range			T _J , T _{stg}	-55 to +175	°C
Source Current (Body Diode)			Is	100	Α
Single Pulse Drain-to-Source Avalanche Energy (I _{L(pk)} = 79 A, L = 0.2 mH)			E _{AS}	624	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. The entire application environment impacts the thermal resistance values


- shown, they are not constants and are only valid for the particular conditions noted. Current is limited by bondwire configuration.
- 2. Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.
- 3. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.



ON Semiconductor®

www.onsemi.com

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX	
40 V	0.72 m Ω @ 10 V	80 A	
	0.98 m Ω @ 4.5 V	00 A	



N-CHANNEL MOSFET



H-PSOF8L CASE 100CU

MARKING DIAGRAM



&Z = Assembly Plant Code = Numeric Date Code

&K = Lot Code

ጲ3

FDBL9403L = Specific Device Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 7 of this data sheet

Table 1. THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
$R_{ heta JC}$	Junction-to-Case - Steady State	0.42	°C/W
$R_{\theta JA}$	Junction-to-Ambient - Steady State (Note 4)	43	

^{4.} Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.


Table 2. FL FCTRICAL CHARACTERISTICS (Tu = 25°C unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
OFF CHARA	CTERISTICS					•
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	40	_	-	V
V _{(BR)DSS} /T _J	Drain-to-Source Breakdown Voltage Temperature Coefficienct		-	22.5	-	mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 25^{\circ}\text{C}$ $V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 175^{\circ}\text{C}$	-	_ _	1	μA mA
I _{GSS}	Zero Gate Voltage Drain Current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$	-	_	±100	nA
ON CHARAC	CTERISTICS (Note 5)					•
V _{GS(th)}	Gate Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	1	1.75	3	V
V _{GS(th)} /T _J	Threshold Temperature Coefficient		_	-5.6	-	mV/°C
R _{DS(on)}	Drain-to-Source On Resistance	V _{GS} = 10 V, I _D = 80 A	_	0.59	0.72	mΩ
		$V_{GS} = 4.5 \text{ V}, I_D = 40 \text{ A}$	_	0.76	0.98	
CHARGES, C	CAPACITANCES & GATE RESISTANCE					
C _{iss}	Input Capacitance	$V_{GS} = 0 \text{ V, f} = 1 \text{ MHz, } V_{DS} = 20 \text{ V}$	_	14100	-	pF
C _{oss}	Output Capacitance		_	4070	-	
C _{rss}	Reverse Transfer Capacitance		_	300	-	
R _g	Gate Resistance	V _{GS} = 0.5 V, f = 1 MHz	-	3.3	-	Ω
Q _{g(tot)}	Total Gate Charge	V _{GS} = 4.5 V, V _{DS} = 32 V, I _D = 80 A	_	97	-	nC
		V _{GS} = 10 V, V _{DS} = 32 V, I _D = 80 A	-	203	-	
Q _{g(th)}	Threshold Gate Charge	V _{GS} = 0 V to 1 V	-	13	-	
Q _{gs}	Gate-to-Source Gate Charge	V _{DD} = 32 V, I _D = 80 A	-	40	-	
Q _{gd}	Gate-to-Drain "Miller" Charge		_	27	-	
V _{GP}	Plateau Voltage		_	3	-	V
WITCHING	CHARACTERISTICS					•
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 20 \text{ V}, I_D = 80 \text{ A},$	_	21	-	ns
t _r	Turn-On Rise Time	V_{GS} = 10 V, R_{GEN} = 6 Ω	_	42	-	
t _{d(off)}	Turn-Off Delay Time		_	288	-	
t _f	Turn-Off Fall Time		_	101	-	
RAIN-SOUI	RCE DIODE CHARACTERISTICS					
V _{SD}	Source-to-Drain Diode Voltage	I _{SD} = 80 A, V _{GS} = 0 V	_	0.79	1.25	V
		I _{SD} = 40 A, V _{GS} = 0 V	_	0.75	1.2	1
t _{rr}	Reverse Recovery Time	$V_{GS} = 0 \text{ V, } dI_{SD}/dt = 100 \text{ A/}\mu\text{s, } I_{S} = 80 \text{ A}$	_	96	_	ns
t _a	Charge Time		_	46	-	1
t _b	Discharge Time		_	50	-	1
Q _{rr}	Reverse Recovery Charge		_	130	_	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 5. Pulse Test: pulse width \leq 300 μ s, duty cycle \leq 2%.

^{6.} Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS



600 $V_{GS} = 10 V$ **Current Limited** 500 by Package 400 300 200 100 0 50 75 100 25 125 150 175 T_C, CASE TEMPERATURE (°C)

Figure 1. Normalized Power Dissipation vs.

Case Temperature

Figure 2. Maximum Continuous Drain Current vs. Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability

TYPICAL CHARACTERISTICS




Figure 5. Forward Bias Safe Operating Area

Figure 6. Unclamped Inductive Switching Capability

Note: Refer to ON Semiconductor Application Notes AN7514 and AN7515




Figure 7. Transfer Characteristics




Figure 8. Forward Diode Characteristics




Figure 9. Saturation Characteristics




Figure 10. Saturation Characteristics

TYPICAL CHARACTERISTICS




Figure 11. R_{DS(on)} vs. Gate Voltage




Figure 12. Normalized R_{DS(on)} vs. Junction Temperature




Figure 13. Normalized Gate Threshold Voltage vs. Temperature




Figure 14. Normalized Drain-to-Source Breakdown Voltage vs. Junction Temperature




Figure 15. Capacitance vs. Drain-to-Source Voltage




Figure 16. Gate Charge vs. Gate-to-Source Voltage

PACKAGE MARKING AND ORDERING INFORMATION


Device	Marking	Package	Reel Size	Tape Width	Quantity
FDBL9403L-F085	FDBL9403L	H-PSOF8L (Pb-Free / Halogen Free)	13″	24 mm	2000 Units

D2 (2x)

PIN 1

ARFA





D4 (2x)

-E2 (2x)

-b (8x)

√L2 (8x)

bbb C A B

ddd**M** C




DETAIL "A"

В

SIDE VIEW

DETAIL "B"

SCALE: 2X



LAND PATTERN RECOMMENDATION

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

- 1. PACKAGE STANDARD REFERENCE: JEDEC MO-299, ISSUE A. 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 3. CONTROLLING DIMENSION: MILLIMETERS. 4. COPLANARITY APPLIES TO THE EXPOSED WELL AS THE
- 5. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH,
- PROTRUSIONS, OR GATE BURRS.
- 6. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

DIM	MILLIMETERS			
Div	MIN.	NOM.	MAX.	
Α	2.20	2.30	2.40	
A1	1.70	1.80	1.90	
b	0.70	0.80	0.90	
b1	9.70	9.80	9.90	
b2	0.35	0.45	0.55	
С	0.40	0.50	0.60	
c1	0.10		_	
D	10.28	10.38	10.48	
D/2	5.09	5.19	5.29	
D1	10.98	11.08	11.18	
D2	3.20	3.30	3.40	
D3	2.60	2.70	2.80	
D4	4.45	4.55	4.65	
D5	3.20	3.30	3.40	
D6	0.55	0.65	0.75	
E	9.80	9.90	10.00	
E1	7.30	7.40	7.50	
E2	0.30	0.40	0.50	
E3	9.36	9.46	9.56	

ДІМ	MILLIMETERS			
Diw	MIN.	NOM.	MAX.	
E4	8.20	8.30	8.40	
E5	7.40	7.50	7.60	
E6	1.10	1.20	1.30	
е		1.20 BSC	;	
e/2		0.60 BSC	;	
e1		8.40 BSC		
Н	11.58	11.68	11.78	
H/2	5.74	5.84	5.94	
H1		7.15 BSC		
L	1.90	2.00	2.10	
L1	0.60	0.70	0.80	
L2	0.50	0.60	0.70	
L3	0.70	0.80	0.90	
θ	0°	_	12°	
aaa	0.20			
bbb	0.25			
ccc	0.20			
ddd	0.20			
eee	0.10			

TOP VIEW DETAIL "A" SEE DETAIL "B" SCALE: 2X

Α1 SEATING PLANE eee C FRONT VIEW С

е

-b2 (8x) √L (8x) -L3 (6x) D3 (2x) H1 H/2 D/2 D5 (2x) D6 E6 (2x)(3x)

BOTTOM VIEW

GENERIC MARKING DIAGRAM*

> **AYWWZZ** XXXXXXX XXXXXXX

Α = Assembly Location

= Year

WW = Work Week

= Assembly Lot Code ZΖ XXXX = Specific Device Code *This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON13813G	Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	H-PSOF8L 11.68x9.80		PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales