

SCBS719A-JULY 2000-REVISED NOVEMBER 2006

FEATURES

- Members of the Texas Instruments Widebus™ Family
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
- Output Ports Have Equivalent 22- Ω Series **Resistors, So No External Resistors Are** Required
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{cc})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at $V_{CC} = 3.3 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$
- I_{off} and Power-Up 3-State Support Hot Insertion
- Distributed V_{cc} and GND Pins Minimize **High-Speed Switching Noise**
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

DESCRIPTION/ORDERING INFORMATION

The 'LVT162240 devices are 16-bit buffers/drivers designed specifically for low-voltage (3.3-V) V_{CC} operation and to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. They have the capability to provide a TTL interface to a 5-V system environment.

These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer and provide inverting outputs and symmetrical active-low output-enable (\overline{OE}) inputs.

The outputs, which are designed to source or sink up to 12 mA, include equivalent 22- Ω series resistors to reduce overshoot and undershoot.

When V_{CC}, is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.

10E	1	 48	2 <u>0</u> E
1Y1	2	47] 1A1
1Y2	3	46] 1A2
GND[4	45] GND
1Y3	5	44] 1A3
1Y4	6	43] 1A4
V _{CC} [7	42] v _{cc}
2Y1	8	41	2A1
2Y2	9	40	2A2
GND[10	39] GND
2Y3	11	38	2A3
2Y4	12	37	2A4
3Y1	13	36] 3A1
3Y2	14	35] 3A2
GND[15	34] GND
3Y3[16	33] 3A3
3Y4	17	32] 3A4
V _{CC} [18	31	V _{cc}
4Y1[19	30] 4A1
4Y2	20	29] 4A2
GND[21	28] GND
4Y3	22	27] 4A3
4Y4	23	26] 4A4
4 0E	24	25] 3 <u>0</u> E



SCBS719A-JULY 2000-REVISED NOVEMBER 2006

DESCRIPTION/ORDERING INFORMATION (CONTINUED)

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN54LVT162240 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LVT162240 is characterized for operation from -40° C to 85° C.

ORDERING INFORMATION

T _A	PACKA	GE	ORDERABLE PART NUMBER	TOP-SIDE MARKING
			74LVT162240DLRG4	
	SSOP – DL	Reel of 1000	SN74LVT162240DLR	1.)/T162240
	550P - DL	Tube of OF	SN74LVT162240DL	– LVT162240
4000 1- 0500		Tube of 25	SN74LVT162240DLG4	
–40°C to 85°C	TOCOD DOO	Deal of 2000	74LVT162240DGGRE4	1.)/7400040
	TSSOP – DGG	Reel of 2000	SN74LVT162240DGGR	– LVT162240
		Deal of 2000	74LVT162240DGVRE4	1 70 40
	TVSOP – DGV	Reel of 2000	SN74LVTH162240DGVR	– LZ240

FUNCTION TABLE (each 4-bit buffer/driver)

INP	UTS	OUTPUT
ŌĒ	Α	Y
L	Н	L
L	L	Н
Н	Х	Z

SCBS719A-JULY 2000-REVISED NOVEMBER 2006


LOGIC SYMBOL⁽¹⁾


10E 20E	1 48 25	EN1 EN2				
3 <mark>0E</mark>	24	EN3				
40E		EN4				
1A1	47		1		\ 2	- 1Y1
	46			IV	3	
1A2	44				5	- 1Y2
1A3	43				6	- 1Y3
1A4	41		1	2 -	8	- 1Y4
2A1	40		1	2 ▽	9	- 2Y1
2A2	38	1			11	- 2Y2
2A3	37	 			12	- 2Y3
2A4	36	 			13	- 2Y4
3A1	35		1	3 ▽	14	- 3Y1
3A2	33				16	- 3Y2
3A3	32	1			17	- 3Y3
3A4	30	1			19	- 3Y4
4A1	29	1	1	4 ▽	20	– 4Y1
4A2	27	1			22	– 4Y2
4A3	26				23	– 4Y3
4A4						- 4Y4


(1) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN54LVT162240, SN74LVT162240 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS719A-JULY 2000-REVISED NOVEMBER 2006

TEXAS INSTRUMENTS www.ti.com







Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	4.6	V
VI	Input voltage range ⁽²⁾		-0.5	7	V
Vo	Voltage range applied to any output in the h	igh-impedance or power-off state ⁽²⁾	-0.5	7	V
Vo	Voltage range applied to any output in the h	igh state ⁽²⁾	-0.5	V _{CC} + 0.5	V
I _O	Current into any output in the low state			30	mA
I _O	Current into any output in the high state ⁽³⁾			30	mA
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
		DGG package		70	
θ_{JA}	Package thermal impedance ⁽⁴⁾	DGV package		58	°C/W
		DL package		63	
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(3) This current flows only when the output is in the high state and $V_0 > V_{CC}$.

(4) The package thermal impedance is calculated in accordance with JESD 51.

•

LOGIC DIAGRAM (POSITIVE LOGIC)

SCBS719A-JULY 2000-REVISED NOVEMBER 2006

Recommended Operating Conditions⁽¹⁾

			SN54LVT1	62240	SN74LVT1	62240	
			MIN	MAX	MIN	MAX	UNIT
V _{CC}	Supply voltage		2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage		2		2		V
V _{IL}	Low-level input voltage			0.8		0.8	V
VI	Input voltage			5.5		5.5	V
I _{OH}	High-level output current			-12		-12	mA
I _{OL}	Low-level output current			12		12	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate	i.	200		200		μs/V
T _A	Operating free-air temperature		-55	125	-40	85	°C

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

		TEOT		SN	154LVT162	240	SN7	4LVT1622	40	
P	ARAMETER	IESI	CONDITIONS	MIN	TYP ⁽¹⁾	MAX	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IK}		$V_{CC} = 2.7 V,$	I _I = -18 mA			-1.2			-1.2	V
V _{OH}		V _{CC} = 3 V,	I _{OH} = -12 mA	2			2			V
V _{OL}		V _{CC} = 3 V,	I _{OL} = 12 mA			0.8			0.8	V
		V _{CC} = 0 or 3.6 V,	V _I = 5.5 V			10			10	
	Control inputs	V _{CC} = 3.6 V,	$V_I = V_{CC}$ or GND			±1			±1	
h.	Data innuta	V 26V	$V_{I} = V_{CC}$			1			1	μA
	Data inputs	V _{CC} = 3.6 V	V ₁ = 0			-5			-5	
I _{off}		$V_{CC} = 0,$	V_{I} or V_{O} = 0 to 4.5 V						±100	μA
I _{OZH}		V _{CC} = 3.6 V,	$V_0 = 3 V$			5			5	μA
I _{OZL}		V _{CC} = 3.6 V,				-5			-5	μA
I _{OZPU}	I	$\frac{V_{CC}}{OE} = 0$ to 1.5 V, V _O $\overline{OE} = don't$ care	= 0.5 V to 3 V,			±100 ⁽²⁾			±100	μA
I _{OZPD}	1	$\frac{V_{CC}}{OE} = 1.5 \text{ V to 0, V}_{O}$	= 0.5 V to 3 V,			±100 ⁽²⁾			±100	μΑ
		V _{CC} = 3.6 V,	Outputs high			0.19			0.19	
I _{CC}		$I_{O} = 0,$	Outputs low			5			5	mA
		$V_{I} = V_{CC}$ or GND	Outputs disabled			0.19			0.19	
ΔI_{CC}	3)	$V_{CC} = 3 V \text{ to } 3.6 V, C$ Other inputs at V_{CC} of	one input at V _{CC} – 0.6 V, r GND			0.2			0.2	mA
Ci		V _I = 3 V or 0			4			4		pF
Co		V _O = 3 V or 0			9			9		pF

All typical values are at V_{CC} = 3.3 V, T_A = 25°C.
 On products compliant to MIL-PRF-38535, this parameter is not production tested.
 This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SCBS719A-JULY 2000-REVISED NOVEMBER 2006



Switching Characteristics


over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

			S	N54LVT	162240			SN74	LVT162	240		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3 ± 0.3	3.3 V V	V _{CC} =	2.7 V	V	_{cc} = 3.3 V ± 0.3 V	'	V _{CC} =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	TYP ⁽¹⁾	MAX	MIN	MAX	
t _{PLH}	А	Y	1	4.2		5	1	2.5	4		4.6	20
t _{PHL}	A	Т	1	4.2		5	1	2.9	4		4.6	ns
t _{PZH}	OE	Y	1	5		5.5	1	2.8	4.8		5.7	ns
t _{PZL}	ÜE	Т	1	4.9		5.1	1	2.8	4.7		4.9	115
t _{PHZ}	ŌĒ	Y	1.9	4.9		5.4	2	3.5	4.7		5.2	20
t _{PLZ}	ÜE	Т	1.9	4.7		4.8	2	3.4	4.5		4.5	ns
t _{sk(LH)}									0.5			ns
t _{sk(HL)}									0.5			115

(1) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

SCBS719A-JULY 2000-REVISED NOVEMBER 2006





NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
SN74LVT162240DGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVT162240	Samples
SN74LVT162240DGVR	ACTIVE	TVSOP	DGV	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LZ240	Samples
SN74LVT162240DL	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVT162240	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.




www.ti.com


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVT162240DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74LVT162240DGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

9-Aug-2022



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVT162240DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74LVT162240DGVR	TVSOP	DGV	48	2000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

9-Aug-2022

TUBE




- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74LVT162240DL	DL	SSOP	48	25	473.7	14.24	5110	7.87

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.




MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153


14/16/20/56 Pins – MO-194



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.




DGG0048A

DGG0048A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DGG0048A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.




MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated