TL022M ... JG PACKAGE TL022C ... D OR P PACKAGE

(TOP VIEW)

10UT

1IN- 🛛

1IN+ [3

GND

NC

10UT [] 2

1IN-[] 3

V_{CC} -

symbol (each amplifier)

1IN+[] 4

5

2

4

TL022M . . . U PACKAGE (TOP VIEW)

SLOS076 - SEPTEMBER 1973 - REVISED SEPTEMBER 1990

8 🛛 V_{CC}

7 20UT

6 🛛 2IN-

5 2IN+

10 NC

9 Vcc+

8 20UT

7 2IN-

6 2IN+


OUT

- Very Low Power Consumption
- Power Dissipation With ±2-V Supplies 170 μW Typ
- Low Input Bias and Offset Currents
- Output Short-Circuit Protection
- Low Input Offset Voltage
- Internal Frequency Compensation
- Latch-Up-Free Operation
- Popular Dual Operational Amplifier Pinout

TL022M IS NOT RECOMMENDED FOR NEW DESIGNS

description

The TL022 is a dual low-power operational amplifier designed to replace higher power devices in many applications without sacrificing system performance. High input impedance, low supply currents, and low equivalent input noise voltage over a wide range of operating supply voltages result in an extremely versatile operational amplifier for use in a variety of analog applications including battery-operated circuits. Internal frequency compensation, absence of latch-up, high slew rate, and output short-circuit protection assure ease of use.



	Viemax		PAC	KAGE	
TA	V _{IO} max AT 25°C	SMALL OUTLINE (D)	CERAMIC DIP (JG) PLASTIC DIP (P) CERAMIC F (U		CERAMIC FLAT PACK (U)
0°C to 70°C	5 mV	TL022CD	—	TL022CP	—
-55°C to 125°C	5 mV	—	TL022MJG	—	TL022MU


AVAILABLE OPTIONS

The D package is available taped and reeled. Add the suffix R to the device type (i.e. TL022CDR).



SLOS076 - SEPTEMBER 1973 - REVISED SEPTEMBER 1990

schematic



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		TL022C	TL022M	UNIT	
Supply voltage, V _{CC+} (see Note 1)		18	22	V	
Supply voltage, V _{CC} – (see Note 1)		-18	-22	V	
Differential input voltage (see Note 2)		±30	±30	V	
Input voltage (any input, see Notes 1 and 3)		±15	±15±15unlimitedunlimited		
Duration of output short circuit (see Note 4)		unlimited	±15 ±15		
Continuous total dissipation		See Diss	ipation Rating	Table	
Operating free-air temperature range		0 to 70	-55 to 125	°C	
Storage temperature range		-65 to 150	-65 to 150	°C	
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds	JG or U package		300	°C	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	D or P package	260		°C	

NOTES: 1. All voltage values, unless otherwise noted, are with respect to the midpoint between V_{CC+} and V_{CC-}.

2. Differential voltages are at IN+ with respect to IN-.

3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.

4. The output may be shorted to ground or either power supply. For the TL022M only, the unlimited duration of the short circuit applies at (or below) 125°C case temperature or 75°C free-air temperature.

DISSIPATION RATING TABLE

PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR	T _A = 70°C POWER RATING	T _A = 125°C POWER RATING	
D	680 mW	5.8 mW/°C	33°C	464 mW	_
JG	680 mW	8.4 mW/°C	69°C	672 mW	210 mW
Р	680 mW	8.0 mW/°C	65°C	640 mW	—
U	675 mW	5.4 mW/°C	25°C	432 mW	135 mW



SLOS076 - SEPTEMBER 1973 - REVISED SEPTEMBER 1990

recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V _{CC+}	5	15	V
Supply voltage, V _{CC} _	-5	-15	V

electrical characteristics at specified free-air temperature, V_{CC \pm} = ±15 V (unless otherwise noted)

	PARAMETER		uet	-	FL022C		٦	rl022M		UNIT	
	PARAMETER	TEST CONDITION	151	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
Ma	Input offect veltage	$V_{O} = 0,$	25°C		1	5		1	5	mV	
VIO	Input offset voltage	R _S = 50 Ω	Full range			7.5			6	mv	
he	Input offect ourrept		25°C		15	80		5	40	nA	
IIO	Input offset current	$V_{O} = 0$	Full range			200			100	ΠA	
lin	Input bias current	$V_{O} = 0$	25°C		100	250		50	100	nA	
IВ	input bias current	VO = 0	Full range			400			250		
Vion	Common-mode input		25°C	±12	±13		±12	±13		V	
VICR	voltage range		Full range	±12			±12			v	
	Maximum peak-to-peak	R _L = 10 kΩ	25°C	20	26		20	26		V	
VO(PP)	output voltage swing	$R_L \ge 10 \ k\Omega$	Full range	20			20			v	
A. (5)	Large-signal differehtial	R _L ≥ 10 kΩ,	25°C	60	80		72	86		dB	
AVD	voltage amplification	V _O = ±10 V	Full range	60			66				
B ₁	Unity-gain bandwidth		25°C		0.5			0.5		MHz	
CMRR	Common-mode rejection	$V_{IC} = V_{ICR}min,$	25°C	60	72		60	72		dB	
CIVILLE	ratio	R _S = 50 Ω	Full range	60			60			uБ	
kovo	Supply voltage sensitivity	$V_{CC} = \pm 9 V \text{ to } \pm 15 V,$	25°C		30	200		30	150	μV/V	
ksvs	$(\Delta V_{IO}/\Delta V_{CC})$	R _S = 50 Ω	Full range			200			150	μν/ν	
V _n	Equivalent input noise voltage	$\begin{array}{l} A_{VD}=20 \text{ dB},\\ B=1 \text{ Hz}, \end{array} f=1 \text{ kHz} \end{array}$	25°C		50			50		nV/Hz	
los	Short-circuit output current		25°C		±6			±6		mA	
	Supply current (both	$V_{O} = 0$, No load	25°C		130	250		130	250	μA	
ICC	amplifiers)	$V_{O} = 0$, No load	Full range			250			250	μΑ	
Po	Total dissipation	$V_{O} = 0$, No load	25°C		3.9	7.5		3.9	6	mW	
PD	(both amplifiers)		Full range			7.5			6	11177	

[†] All characteristics are measured under open-loop conditions with zero common-mode input voltage unless otherwise specified. Full range for TL022C is 0°C to 70°C and for TL022M is -55°C to 125°C.

operating characteristics, V_{CC\pm} = ± 15 V, T_A = 25°C

	PARAMETER		TEST CO	NDITIONS		MIN	TYP	MAX	UNIT
tr	Rise time	$\lambda = 20 \text{ m}$	$R_{I} = 10 k\Omega$,	$C_{1} = 100 \text{ pE}$	Soo Eiguro 1		0.3		μs
	Overshoot factor	v] = 20 mv,	$R_{L} = 10 \text{ ksz},$	С[= 100 рг,	See Figure 1		5%		
SR	Slew rate at unity gain	V _I = 10 V,	$R_L = 10 \text{ k}\Omega$,	CL= 100 pF,	See Figure 1		0.5		V/µs



SLOS076 - SEPTEMBER 1973 - REVISED SEPTEMBER 1990

PARAMETER MEASUREMENT INFORMATION




Figure 1. Rise Time, Overshoot Factor, and Slew Rate




Figure 2





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TL022CD	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL022C	
TL022CDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL022C	Samples
TL022CDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL022C	Samples
TL022CDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL022C	Samples
TL022CDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL022C	Samples
TL022CDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL022C	Samples
TL022CDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL022C	Samples
TL022CP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	TL022CP	Samples
TL022CP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	TL022CP	Samples
TL022CP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	TL022CP	Samples
TL022CPSR	LIFEBUY	SO	PS	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	T022	
TL022CPSR	LIFEBUY	SO	PS	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	T022	
TL022CPSR	LIFEBUY	SO	PS	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	T022	
TL022CPSRG4	LIFEBUY	SO	PS	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	T022	
TL022CPSRG4	LIFEBUY	SO	PS	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	T022	
TL022CPSRG4	LIFEBUY	SO	PS	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	T022	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.



www.ti.com

PACKAGE OPTION ADDENDUM

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All	dimensions are nominal												
Γ	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	TL022CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
	TL022CPSR	SO	PS	8	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL022CDR	SOIC	D	8	2500	340.5	336.1	25.0
TL022CPSR	SO	PS	8	2000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TL022CD	D	SOIC	8	75	507	8	3940	4.32
TL022CP	Р	PDIP	8	50	506	13.97	11230	4.32

D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- This dimension does not include interlead flash.
 Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

PS (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE




A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.





NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated