

BFU520A NPN wideband silicon RF transistor Rev. 1 – 13 January 2014

Product data sheet

1. Product profile

1.1 General description

NPN silicon RF transistor for high speed, low noise applications in a plastic, 3-pin SOT23 package.

The BFU520A is part of the BFU5 family of transistors, suitable for small signal to medium power applications up to 2 GHz.

1.2 Features and benefits

- Low noise, high breakdown RF transistor
- AEC-Q101 qualified
- Minimum noise figure (NF_{min}) = 0.7 dB at 900 MHz
- Maximum stable gain 18 dB at 900 MHz
- 11 GHz f_T silicon technology

1.3 Applications

- Applications requiring high supply voltages and high breakdown voltages
- Broadband amplifiers up to 2 GHz
- Low noise amplifiers for ISM applications
- ISM band oscillators

1.4 Quick reference data

Table 1. Quick reference data

T_{amb} = 25 °C unless otherwise specified

· anno =•		-					
Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V _{CB}	collector-base voltage	open emitter		-	-	24	V
V_{CE}	collector-emitter voltage	open base		-	-	12	V
		shorted base		-	-	24	V
V_{EB}	emitter-base voltage	open collector		-	-	2	V
I _C	collector current			-	5	30	mA
P _{tot}	total power dissipation	$T_{sp} \le 87 \ ^{\circ}C$	<u>[1]</u>	-	-	450	mW
h _{FE}	DC current gain	$I_{C} = 5 \text{ mA}; V_{CE} = 8 \text{ V}$		60	95	200	
C _c	collector capacitance	V _{CB} = 8 V; f = 1 MHz		-	0.53	-	pF
f _T	transition frequency	I_{C} = 10 mA; V_{CE} = 8 V; f = 900 MHz		-	10	-	GHz



NPN wideband silicon RF transistor

Table 1.Quick reference datacontinued $T_{amb} = 25 \ ^{\circ}C$ unless otherwise specified						
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
G _{p(max)}	maximum power gain	$I_{C} = 5 \text{ mA}; V_{CE} = 8 \text{ V}; f = 900 \text{ MHz}$	[2] _	18	-	dB
NF_{min}	minimum noise figure	$I_C = 1 \text{ mA}; V_{CE} = 8 \text{V}; \text{f} = 900 \text{MHz}; \Gamma_S = \Gamma_{opt}$	-	0.7	-	dB
$P_{L(1dB)}$	output power at 1 dB gain compression	I _C = 10 mA; V _{CE} = 8 V; Z _S = Z _L = 50 Ω ; f = 900 MHz	-	7.0	-	dBm

[1] T_{sp} is the temperature at the solder point of the collector lead.

If K > 1 then $G_{p(max)}$ is the maximum power gain. If K < 1 then $G_{p(max)}$ = MSG. [2]

Pinning information 2.

Table 2.	Discrete pinning		
Pin	Description	Simplified outline	Graphic symbol
1	base		0
2	emitter		3]
3	collector		
			aaa-010458

Ordering information 3.

Table 3. **Ordering information**

Type number	Packag	e	
	Name	Description	Version
BFU520A	-	plastic surface-mounted package; 3 leads	SOT23
OM7961	-	Customer evaluation kit for BFU520A, BFU530A and BFU550A 🗓	-

[1] The customer evaluation kit contains the following:

a) Unpopulated RF amplifier Printed-Circuit Board (PCB)

- b) Unpopulated RF amplifier Printed-Circuit Board (PCB) with emitter degeneration
- c) Four SMA connectors for fitting unpopulated Printed-Circuit Board (PCB)
- d) BFU520A, BFU530A and BFU550A samples

e) USB stick with data sheets, application notes, models, S-parameter and noise files

4. Marking

Table 4. Marking		
Type number	Marking	Description
BFU520A	HZ*	* = t : made in Malaysia
		* = w : made in China

5. Design support

Table 5.Available design supportDownload from the BFU520A product information	ation page on <u>h</u>	ttp://www.nxp.com.
Support item	Available	Remarks
Device models for Agilent EEsof EDA ADS	yes	Based on Mextram device model.
SPICE model	yes	Based on Gummel-Poon device model.
S-parameters	yes	
Noise parameters	yes	
Customer evaluation kit	yes	See Section 3 and Section 10.
Solder pattern	yes	
Application notes	yes	See Section 10.1 and Section 10.2.

6. Limiting values

Table 6.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CB}	collector-base voltage	open emitter	-	30	V
V _{CE}	collector-emitter voltage	open base	-	16	V
		shorted base	-	30	V
V_{EB}	emitter-base voltage	open collector	-	3	V
I _C	collector current		-	50	mA
T _{stg}	storage temperature		-65	+150	°C
V _{ESD}	electrostatic discharge voltage	Human Body Model (HBM) According to JEDEC standard 22-A114E	-	±150	V
		Charged Device Model (CDM) According to JEDEC standard 22-C101B	-	±2	kV

7. Recommended operating conditions

Table 7.	Characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{CB}	collector-base voltage	open emitter	-	-	24	V
V _{CE}	collector-emitter voltage	open base	-	-	12	V
		shorted base	-	-	24	V
V_{EB}	emitter-base voltage	open collector	-	-	2	V
I _C	collector current		-	-	30	mA
Pi	input power	$Z_{\rm S} = 50 \ \Omega$	-	-	10	dBm
Tj	junction temperature		-40	-	+150	°C
P _{tot}	total power dissipation	$T_{sp} \le 87 \ ^{\circ}C$	<u>[1]</u> _	-	450	mW

[1] T_{sp} is the temperature at the solder point of the collector lead.

8. Thermal characteristics

Table 8.	Thermal characteristics			
Symbol	Parameter	Conditions	Тур	Unit
$R_{th(j-sp)}$	thermal resistance from junction to solder point		[<u>1]</u> 140	K/W


 $\label{eq:transformation} [1] \quad T_{sp} \mbox{ is the temperature at the solder point of the collector lead.}$

 T_{sp} has the following relation to the ambient temperature T_{amb} :

 $T_{sp} = T_{amb} + P \times R_{th(sp-a)}$

With P being the power dissipation and $R_{th(sp-a)}$ being the thermal resistance between the solder point and ambient. $R_{th(sp-a)}$ is determined by the heat transfer properties in the application.

The heat transfer properties are set by the application board materials, the board layout and the environment e.g. housing.



9. Characteristics

Table 9. Characteristics

 $T_{amb} = 25$ °C unless otherwise specified

anno	,					
Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V _{(BR)CBO}	collector-base breakdown voltage	$I_{C} = 100 \text{ nA}; I_{E} = 0 \text{ mA}$	24	-	-	V
V _{(BR)CEO}	collector-emitter breakdown voltage	I _C = 150 nA; I _B = 0 mA	12	-	-	V
I _C	collector current		-	5	30	mA
I _{CBO}	collector-base cut-off current	$I_{E} = 0 \text{ mA}; V_{CB} = 8 \text{ V}$	-	<1	-	nA
h _{FE}	DC current gain	$I_{C} = 5 \text{ mA}; V_{CE} = 8 \text{ V}$	60	95	200	
Ce	emitter capacitance	$V_{EB} = 0.5 V; f = 1 MHz$	-	0.64	-	pF
C _{re}	feedback capacitance	V _{CE} = 8 V; f = 1 MHz	-	0.35	-	pF
Cc	collector capacitance	$V_{CB} = 8 V; f = 1 MHz$	-	0.54	-	pF
f _T	transition frequency	I_C = 10 mA; V_{CE} = 8 V; f = 900 MHz	-	10	-	GHz

BFU520A

4 of 22

NPN wideband silicon RF transistor

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
G _{p(max)}	maximum power gain	f = 433 MHz; V _{CE} = 8 V	[1]				
		$I_{\rm C} = 1 \rm{mA}$		-	16.5	-	dB
		$I_{\rm C} = 5 \rm{mA}$		-	22.5	-	dB
		$I_{\rm C} = 10 \ {\rm mA}$		-	24	-	dB
		f = 900 MHz; V _{CE} = 8 V	[1]				
		$I_{\rm C} = 1 \rm{mA}$		-	14	-	dB
		$I_{\rm C} = 5 \rm{mA}$		-	18	-	dB
		$I_{\rm C} = 10 \ {\rm mA}$		-	18.5	-	dB
		f = 1800 MHz; V _{CE} = 8 V	[1]				
		I _C = 1 mA		-	11	-	dB
		I _C = 5 mA		-	12.5	-	dB
		$I_{\rm C} = 10 \ {\rm mA}$		-	12.5	-	dB
s ₂₁ ²	insertion power gain	f = 433 MHz; V _{CE} = 8 V					
		$I_{\rm C} = 1 {\rm mA}$		-	10	-	dB
		I _C = 5 mA		-	19.5	-	dB
		$I_{\rm C} = 10 \ {\rm mA}$		-	21	-	dB
		f = 900 MHz; V _{CE} = 8 V					
		I _C = 1 mA		-	9	-	dB
		I _C = 5 mA		-	15	-	dB
		$I_{\rm C} = 10 \ {\rm mA}$		-	15.5	-	dB
		f = 1800 MHz; V _{CE} = 8 V					
		I _C = 1 mA		-	6	-	dB
		I _C = 5 mA		-	10	-	dB
		$I_{\rm C} = 10 \ {\rm mA}$		-	10	-	dB
NF _{min}	minimum noise figure	f = 433 MHz; V_{CE} = 8 V; Γ_{S} = Γ_{opt}					
		I _C = 1 mA		-	0.6	-	dB
		$I_{\rm C} = 5 \rm{mA}$		-	0.7	-	dB
		$I_{\rm C} = 10 \ {\rm mA}$		-	0.9	-	dB
		f = 900 MHz; V_{CE} = 8 V; Γ_{S} = Γ_{opt}					
		$I_{\rm C} = 1 {\rm mA}$		-	0.7	-	dB
		$I_{\rm C} = 5 \rm{mA}$		-	0.8	-	dB
		$I_{\rm C} = 10 \ {\rm mA}$		-	0.9	-	dB
		f = 1800 MHz; V_{CE} = 8 V; Γ_{S} = Γ_{opt}					
		$I_{C} = 1 \text{ mA}$		-	0.8	-	dB
		$I_{\rm C} = 5 \rm{mA}$		-	0.9	-	dB
		I _C = 10 mA		-	1.0	-	dB


NPN wideband silicon RF transistor

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
G _{ass}	associated gain	f = 433 MHz; V_{CE} = 8 V; Γ_{S} = Γ_{opt}				
		I _C = 1 mA	-	23.5	-	dB
		I _C = 5 mA	-	23	-	dB
		I _C = 10 mA	-	23	-	dB
		f = 900 MHz; V_{CE} = 8 V; Γ_{S} = Γ_{opt}				
		I _C = 1 mA	-	15	-	dB
		I _C = 5 mA	-	16.5	-	dB
		I _C = 10 mA	-	17	-	dB
		f = 1800 MHz; V_{CE} = 8 V; Γ_{S} = Γ_{opt}				
		I _C = 1 mA	-	9	-	dB
		I _C = 5 mA	-	11	-	dB
		I _C = 10 mA	-	11	-	dB
D L(1dB)	output power at 1 dB gain compression	f = 433 MHz; V_{CE} = 8 V; Z_{S} = Z_{L} = 50 Ω				
		I _C = 5 mA	-	1	-	dBm
		I _C = 10 mA	-	6	-	dBm
		f = 900 MHz; V _{CE} = 8 V; Z _S = Z _L = 50 Ω				
		I _C = 5 mA	-	2	-	dBm
		I _C = 10 mA	-	7	-	dBm
		f = 1800 MHz; V_{CE} = 8 V; Z_S = Z_L = 50 Ω				
		I _C = 5 mA	-	4	-	dBm
		I _C = 10 mA	-	8.5	-	dBm
IP3 _o	output third-order intercept point	f_1 = 433 MHz; f_2 = 434 MHz; V_{CE} = 8 V; Z_S = Z_L = 50 Ω				
		$I_{\rm C} = 5 \rm{mA}$	-	10	-	dBm
		I _C = 10 mA	-	16	-	dBm
		f_1 = 900 MHz; f_2 = 901 MHz; V_{CE} = 8 V; Z_S = Z_L = 50 Ω				
		I _C = 5 mA	-	11	-	dBm
		I _C = 10 mA	-	17	-	dBm
		f_1 = 1800 MHz; f_2 = 1801 MHz; V _{CE} = 8 V; Z _S = Z _L = 50 Ω				
		I _C = 5 mA	-	14	-	dBm
		I _C = 10 mA	-	18	-	dBn

 $\label{eq:general} \mbox{[1]} \quad \mbox{If } K > 1 \mbox{ then } G_{p(max)} \mbox{ is the maximum power gain. If } K < 1 \mbox{ then } G_{p(max)} \mbox{ = MSG.}$


NPN wideband silicon RF transistor






BFU520A

NPN wideband silicon RF transistor




NPN wideband silicon RF transistor




BFU520A

NPN wideband silicon RF transistor




BFU520A

NPN wideband silicon RF transistor




NPN wideband silicon RF transistor




BFU520A


NPN wideband silicon RF transistor



NPN wideband silicon RF transistor



NPN wideband silicon RF transistor



10. Application information

More information about the following application example can be found in the application notes. See <u>Section 5 "Design support</u>".

The following application example can be implemented using the evaluation kit. See Section 3 "Ordering information" for the order type number.

The following application example can be simulated using the simulation package. See <u>Section 5 "Design support</u>".

10.1 Application example: 433 ISM band LNA

433 ISM band LNA, optimized for low noise.

More detailed information of the application example can be found in the application note: *AN11377.*




Table 10. Application performance data at 433 MHz $I_{CC} = 7 mA$; $V_{CC} = 3.6 V$

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$ s_{21} ^2$	insertion power gain		-	18	-	dB
NF	noise figure		-	1.0	-	dB
IP3 _o	output third-order intercept point	f_1 = 433.1 MHz; f_2 = 433.2 MHz; P_i = -30 dBm per carrier	-	11	-	dBm

10.2 Application example: 866 ISM band LNA

866 ISM band LNA, optimized for low noise.

More detailed information of the application example can be found in the application note: *AN11378.*




Table 11.Application performance data at 866 MHz $I_{CC} = 7 mA$; $V_{CC} = 3.6 V$

00						
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$ s_{21} ^2$	insertion power gain		-	15	-	dB
NF	noise figure		-	1.1	-	dB
IP3 _o	output third-order intercept point	$f_1 = 866.1 \text{ MHz}; f_2 = 866.2 \text{ MHz};$ $P_i = -30 \text{ dBm per carrier}$	-	14	-	dBm

BFU520A Product data sheet

NPN wideband silicon RF transistor

11. Package outline




Fig 27. Package outline SOT23

All information provided in this document is subject to legal disclaimers.

12. Handling information

CAUTION



This device is sensitive to ElectroStatic Discharge (ESD). Observe precautions for handling electrostatic sensitive devices.

Such precautions are described in the ANSI/ESD S20.20, IEC/ST 61340-5, JESD625-A or equivalent standards.

13. Abbreviations

Acronym	Description
AEC	Automotive Electronics Council
ISM	Industrial, Scientific and Medical
LNA	Low-Noise Amplifier
MSG	Maximum Stable Gain
NPN	Negative-Positive-Negative
SMA	SubMiniature version A

14. Revision history

Table 13. Revision histe	Revision history				
Document ID	Release date	Data sheet status	Change notice	Supersedes	
BFU520A v.1	20140113	Product data sheet	-	-	

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

NPN wideband silicon RF transistor

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk. **Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

21 of 22

NPN wideband silicon RF transistor

17. Contents

1	Product profile 1
1.1	General description 1
1.2	Features and benefits 1
1.3	Applications 1
1.4	Quick reference data 1
2	Pinning information 2
3	Ordering information 2
4	Marking 2
5	Design support 3
6	Limiting values 3
7	Recommended operating conditions 3
8	Thermal characteristics 4
9	Characteristics 4
9.1	Graphs 7
10	Application information 15
10.1	Application example: 433 ISM band LNA 16
10.2	Application example: 866 ISM band LNA 17
11	Package outline 18
12	Handling information 19
13	Abbreviations 19
14	Revision history 19
15	Legal information 20
15.1	Data sheet status 20
15.2	Definitions 20
15.3	Disclaimers
15.4	Trademarks 21
16	Contact information 21
17	Contents 22

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2014.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 13 January 2014 Document identifier: BFU520A