



# Hex D-Type Flip-Flop With Common Clear and Common Clock

**ELECTRICALLY TESTED PER:  
MIL-M-38510/30106**

The 54LS174 is a high-speed Hex D Flip-Flop. The device is used primarily as a 6-bit edge-triggered storage register. The information on the D inputs is transferred to storage during the LOW-to-HIGH clock transition. The device has a Master Reset to simultaneously clear all flip-flops. The 'LS174 is fabricated with the Schottky barrier diode process for high-speed and is completely compatible with all Motorola TTL families.

- Edge-Triggered D-Type Inputs
- Buffered Positive Edge-Triggered Clock
- Asynchronous Common Reset
- Input Clamp Diodes Limit High-Speed Termination Effects

## Military 54LS174




### AVAILABLE AS:

- 1) JAN: JM38510/30106BXA
- 2) SMD: N/A
- 3) 883: 54LS174/BXAJC

**X = CASE OUTLINE AS FOLLOWS:  
PACKAGE: CERDIP: E  
CERFLAT: F  
LCC: 2**

**THE LETTER "M" APPEARS  
BEFORE THE / ON LCC.**

### LOGIC DIAGRAM



Please note that this logic diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.


### PIN ASSIGNMENTS

FUNCT.	DIL 620-09	FLATS 650-05	LCC 756A-02	BURN-IN (COND. A)
MR	1	1	2	GND
Q <sub>1</sub>	2	2	3	OPEN
D <sub>1</sub>	3	3	4	V <sub>CC</sub>
D <sub>2</sub>	4	4	5	V <sub>CC</sub>
Q <sub>2</sub>	5	5	7	OPEN
D <sub>3</sub>	6	6	8	V <sub>CC</sub>
Q <sub>3</sub>	7	7	9	OPEN
GND	8	8	10	GND
CK	9	9	12	V <sub>CC</sub>
Q <sub>4</sub>	10	10	13	OPEN
D <sub>4</sub>	11	11	14	V <sub>CC</sub>
Q <sub>5</sub>	12	12	15	OPEN
D <sub>5</sub>	13	13	17	V <sub>CC</sub>
D <sub>6</sub>	14	14	18	V <sub>CC</sub>
Q <sub>6</sub>	15	15	19	OPEN
V <sub>CC</sub>	16	16	20	V <sub>CC</sub>


**BURN-IN CONDITIONS:  
V<sub>CC</sub> = 5.0 V MIN/6.0 V MAX**

## 54LS174

**CONNECTION DIAGRAM**



**LOGIC SYMBOL**



### FUNCTIONAL DESCRIPTION

The 'LS174 consists of six edge-triggered D flip-flops with individual D inputs and Q outputs. The Clock (CK) and Master Reset ( $\overline{MR}$ ) are common to all flip-flops. Each D input's state is transferred to the corresponding flip-flop's output following the LOW-to-HIGH Clock (CK) transition.

A LOW input to the Master Reset ( $\overline{MR}$ ) will force all outputs LOW independent of the Clock or Data inputs. The 'LS174 is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.


**TRUTH TABLE**

TRUTH TABLE			
Inputs			Output
$\overline{MR}$	CLOCK	D	Q
L	X	X	L
H	↑	H	H
H	↑	L	L
H	L	X	Q <sub>0</sub>


H = High Level (steady state)  
 L = Low Level (steady state)  
 X = Irrelevant  
 ↑ = Transition from low to high level  
 Q<sub>0</sub> = The level of Q before the indicated steady state input conditions were established.

# 54LS174

## ASYNCHRONOUS SWITCHING TEST CIRCUIT



## WAVEFORMS




### NOTES:


1. Clear input dominates regardless of the state of the clock or D inputs.
2. All diodes are 1N3064, or equivalent.
3. Clear input pulse characteristics:  $V_{gen} = 3.0\text{ V}$ ,  $t_f \leq 6.0\text{ ns}$ ,  $t_r \leq 15\text{ ns}$ ,  $t_{p(clear)} = 35\text{ ns}$  and  $PRR \leq 1.0\text{ MHz}$ .
4.  $C_L = 50\text{ pF} \pm 10\%$  (including jig and probe capacitance).
5.  $R_L = 2.0\text{ k}\Omega \pm 5.0\%$ .
6. Clock input pulse characteristics:  $t_{p(clock)} \geq 25\text{ ns}$ ,  $V_{gen} = 3.0\text{ V}$  and  $PRR \leq 1.0\text{ MHz}$ .

# 54LS174

## SYNCHRONOUS SWITCHING TEST CIRCUIT (HIGH-LEVEL DATA)



### WAVEFORMS




#### NOTES:


1. Clock input pulse has the following characteristics:  
 $V_{gen} = 3.0\text{ V}$ ,  $t_r \leq 15\text{ ns}$ ,  $t_f \leq 6.0\text{ ns}$ ,  $t_p(\text{clock}) = 30\text{ ns}$  and  $PRR \leq 1.0\text{ MHz}$ . When testing  $f_{MAX}$ ,  $PRR =$  (see table),  $t_p(\text{clock}) = 20\text{ ns}$ ,  $t_r = t_f \leq 6.0\text{ ns}$ .
2. D input has the following characteristics:  
 $V_{gen} = 3.0\text{ V}$ ,  $t_r \leq 15\text{ ns}$ ,  $t_f \leq 6.0\text{ ns}$ ,  $t_{setup} = 20\text{ ns}$ ,  $t_{hold} = 5.0\text{ ns}$ ,  $t_r = t_f \leq 6.0\text{ ns}$ .
3. All diodes are 1N3064, or equivalent.
4.  $C_L = 50\text{ pF} \pm 10\%$  (including jig and probe capacitance).
5.  $R_L = 2.0\text{ k}\Omega \pm 5.0\%$ .

# 54LS174

## SYNCHRONOUS SWITCHING TEST CIRCUIT (LOW-LEVEL DATA)



### WAVEFORMS





#### NOTES:

1. Clock input pulse has the following characteristics:  
 $V_{gen} = 3.0\text{ V}$ ,  $t_r \leq 15\text{ ns}$ ,  $t_f \leq 6.0\text{ ns}$ ,  $t_p(\text{clock}) = 30\text{ ns}$  and  $\text{PRR} \leq 1.0\text{ MHz}$ .
2. D input has the following characteristics:  
 $V_{gen} = 3.0\text{ V}$ ,  $t_r \leq 15\text{ ns}$ ,  $t_f \leq 6.0\text{ ns}$ ,  $t_{setup} = 20\text{ ns}$ ,  $t_{hold} = 5.0\text{ ns}$ ,  $t_p = 25\text{ ns}$  and  $\text{PRR}$  is 50% of the clock.
3. All diodes are 1N3064, or equivalent.
4.  $C_L = 50\text{ pF} \pm 10\%$  (including jig and probe capacitance).
5.  $R_L = 2.0\text{ k}\Omega \pm 5.0\%$ .

54LS174

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)		
		+ 25°C		+125°C		- 55°C					
		Subgroup 1		Subgroup 2		Subgroup 3					
		Min	Max	Min	Max	Min	Max				
V <sub>OH</sub>	Logical "1" Output voltage	2.5		2.5		2.5		V	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = - 0.4 mA V <sub>IN</sub> = 2.0 V both inputs, CK = (See Note 1).		
V <sub>OL</sub>	Logical "0" Output Voltage		0.4		0.4		0.4	V	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 4.0 mA, V <sub>IN</sub> = 0.7 V both inputs, CK = (See Note 1).		
V <sub>IC</sub>	Input Clamping Voltage		- 1.5					V	V <sub>CC</sub> = 4.5 V, I <sub>IN</sub> = - 18 mA, other inputs are open.		
I <sub>IH</sub>	Logical "1" Input Current		20		20		20	μA	V <sub>CC</sub> = 5.5 V, V <sub>IH</sub> = 2.7 V, other inputs are open.		
I <sub>IHH</sub>	Logical "1" Input Current		100		100		100	μA	V <sub>CC</sub> = 5.5 V, V <sub>IHH</sub> = 5.5 V, other inputs are open.		
I <sub>IL</sub>	Logical "0" Input Current (D)	- 0.16	- 0.4	- 0.16	- 0.4	- 0.16	- 0.4	mA	V <sub>CC</sub> = 5.5 V, V <sub>IL</sub> = 0.4 V, other inputs are open.		
I <sub>L</sub>	Logical "0" Input Current	(MR)	- 0.15	- 0.38	- 0.15	- 0.38	- 0.15	- 0.38	mA	V <sub>CC</sub> = 4.5 V, other inputs are open.	MR = 0.4 V
		(CK)	- 0.16	- 0.4	- 0.16	- 0.4	- 0.16	- 0.4			CK = 0.4 V
I <sub>OS</sub>	Output Short Circuit Current	- 15	- 100	- 15	- 100	- 15	- 100	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> (D) = 4.5 V, MR = 4.5 V, CK = (See Note 2).		
I <sub>CC</sub>	Power Supply Current		26		26		26	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 5.5 V both inputs, CK = (See Note 2).		
V <sub>IH</sub>	Logical "1" Input Voltage	2.0		2.0		2.0		V	V <sub>CC</sub> = 4.5 V		
V <sub>IL</sub>	Logical "0" Input Voltage		0.7		0.7		0.7	V	V <sub>CC</sub> = 4.5 V		
	Functional Tests	Subgroup 7		Subgroup 8A		Subgroup 8B			per Truth Table with V <sub>CC</sub> = 4.5 V, V <sub>INL</sub> = 0.4 V, and V <sub>INH</sub> = 2.5 V.		

NOTES:

1. =  2.5 V min/5.5 V max  
 2. =  2.5 V min/5.5 V max

## 54LS174

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 9		Subgroup 10		Subgroup 11			
		Min	Max	Min	Max	Min	Max		
$t_{PHL1}$ $t_{PHL1}$	Propagation Delay /Data-Output Clear to Output	5.0 —	42 35	5.0 —	52 47	5.0 —	52 47	ns	$V_{CC} = 5.0 \text{ V}$ , $C_L = 50 \text{ pF}$ , $R_L = 2.0 \text{ k } \Omega \pm 5.0\%$ . $V_{CC} = 5.0 \text{ V}$ , $C_L = 15 \text{ pF}$ , $R_L = 2.0 \text{ k } \Omega \pm 5.0\%$ .
$t_{PHL2}$ $t_{PHL2}$	Propagation Delay /Data-Output Clear to Output	5.0 —	40 30	5.0 —	52 47	5.0 —	52 47	ns	$V_{CC} = 5.0 \text{ V}$ , $C_L = 50 \text{ pF}$ , $R_L = 2.0 \text{ k } \Omega \pm 5.0\%$ . $V_{CC} = 5.0 \text{ V}$ , $C_L = 15 \text{ pF}$ , $R_L = 2.0 \text{ k } \Omega \pm 5.0\%$ .
$t_{PLH2}$ $t_{PLH2}$	Propagation Delay /Data-Output Clear to Output	5.0 —	37 30	5.0 —	47 42	5.0 —	47 42	ns	$V_{CC} = 5.0 \text{ V}$ , $C_L = 50 \text{ pF}$ , $R_L = 2.0 \text{ k } \Omega \pm 5.0\%$ . $V_{CC} = 5.0 \text{ V}$ , $C_L = 15 \text{ pF}$ , $R_L = 2.0 \text{ k } \Omega \pm 5.0\%$ .
$f_{MAX}$	Maximum Clock Frequency	25		25		25		MHz	$V_{CC} = 5.0 \text{ V}$ , $C_L = 50 \text{ pF}$ , $R_L = 2.0 \text{ k } \Omega \pm 5.0\%$ .

## NOTES:

1. Voltage measurements are to be made with respect to network ground terminal.
2.  $R_L = 2.0 \text{ k } \Omega \pm 5.0\%$ .
3.  $f_{MAX}$ , minimum limit specified is the frequency of the input pulse. The output frequency shall be 1/2 the input frequency.
4. Clock and Reset inputs need to be in the proper configuration for specified output conditions.
5. The limits specified for  $C_L = 15 \text{ pF}$  are guaranteed, but not tested.
6. Tests shall be performed in sequence, attributes data only.