SLVS196C - JANUARY1999 - REVISED JANUARY 2001

8

Floating Bootstrap or Ground-Reference **D PACKAGE High-Side Driver** (TOP VIEW) **Adaptive Dead-Time Control** ENABLE ☐ BOOT 50-ns Max Rise/Fall Times and 100-ns Max 13 IN \square □ NC Propagation Delay – 3.3-nF Load CROWBAR I 3 12 ☐ HIGHDR 11 NC \square **Ideal for High-Current Single or Multiphase** SYNC I 10 LOWDR **Power Supplies** □ NC DT \square 9 2.4-A Typical Peak Output Current □ V_{CC} PGND □ 8 4.5-V to 15-V Supply Voltage Range **PWP PACKAGE Internal Schottky Bootstrap Diode** (TOP VIEW) **SYNC Control for Synchronous or Nonsynchronous Operation** ENABLE ___ 10 IN \square 2Γ **1**13 □□ NC **CROWBAR for OVP, Protects Against** 3 12 CROWBAR ___ **Faulted High-Side Power FETs** NC \square 4 Thermal 11 TT BOOTLO Low Supply Current....3-mA Typical Pad 5 I_{10} SYNC I □ LOWDR -40°C to 125°C Operating Virtual Junction 61 DT \square 9 □ NC

NC - No internal connection

PGND [

description

Packages

Temperature Range

Available in SOIC and TSSOP PowerPAD

The TPS2830 and TPS2831 are MOSFET drivers for synchronous-buck power stages. These devices are ideal for designing a high-performance power supply using switching controllers that do not have MOSFET drivers. The drivers are designed to deliver 2.4-A peak currents into large capacitive loads. The high-side driver can be configured as a ground-reference driver or as a floating bootstrap driver. An adaptive dead-time control circuit eliminates shoot-through currents through the main power FETs during switching transitions, providing higher efficiency for the buck regulator. The TPS2830/31 drivers have additional control functions: ENABLE, SYNC, and CROWBAR. Both drivers are off when ENABLE is low. The driver is configured as a nonsynchronous-buck driver, disabling the low side driver when SYNC is low. The CROWBAR function turns on the low-side power FET, overriding the IN signal, for over-voltage protection against faulted high-side power FETs.

The TPS2830 has a noninverting input. The TPS2831 has an inverting input. The TPS2830/31 drivers are available in 14-terminal SOIC and thermally-enhanced TSSOP PowerPAD™ packages, and operate over a virtual junction temperature range of -40°C to 125°C.

Related Synchronous MOSFET Drivers

	<u> </u>			
DEVICE NAME	ADDITIONAL FEATURES	INPUTS		
TPS2832	W/O ENABLE OVAIO 1 OBOWDAD	01100	Noninverted	
TPS2833	W/O ENABLE, SYNC, and CROWBAR CMOS		Inverted	
TPS2834			Noninverted	
TPS2835	ENABLE, SYNC, and CROWBAR	TTL	Inverted	
TPS2836	WO FNARIE CYNIC and CROWRAR	TT1	Noninverted	
TPS2837	W/O ENABLE, SYNC, and CROWBAR	TTL	Inverted	



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments Incorporated




AVAILABLE OPTIONS

	PACKAGED DEVICES				
TJ	SOIC (D)	TSSOP (PWP)			
-40°C to 125°C	TPS2830D TPS2831D	TPS2830PWP TPS2831PWP			

The D and PWP packages are available taped and reeled. Add R suffix to device type (e.g., TPS2830DR)

functional block diagram





SLVS196C - JANUARY1999 - REVISED JANUARY 2001

Terminal Functions

TERMINAL			DECODINE ON THE OWNER OF THE OWNER O
NAME	NO.	1/0	DESCRIPTION
BOOT	14	Ι	Bootstrap terminal. A ceramic capacitor is connected between BOOT and BOOTLO terminals to develop the floating bootstrap voltage for the high-side MOSFET. The capacitor value is typically between 0.1 μ F and 1 μ F. A 1-M Ω resistor should be connected across the bootstrap capacitor to provide a discharge path when the driver has been powered down.
BOOTLO	11	0	This terminal connects to the junction of the high-side and low-side MOSFETs.
CROWBAR	3	I	CROWBAR can to be driven by an external OVP circuit to protect against a short across the high-side MOSFET. If CROWBAR is driven low, the low-side driver will be turned on and the high-side driver will be turned off, independent of the status of all other control terminals.
DT	6	I	Dead-time control terminal. Connect DT to the junction of the high-side and low-side MOSFETs.
ENABLE	1	I	If ENABLE is low, both drivers are off.
HIGHDR	12	0	Output drive for the high-side power MOSFET
IN	2	I	Input signal to the MOSFET drivers (noninverting input for the TPS2830; inverting input for the TPS2831).
LOWDR	10	0	Output drive for the low-side power MOSFET
NC	4, 9, 13		No internal connection
PGND	7		Power ground. Connect to the FET power ground
SYNC	5	I	Synchronous Rectifier Enable terminal. If SYNC is low, the low-side driver is always off; If SYNC is high, the low-side driver provides gate drive to the low-side MOSFET.
VCC	8	I	Input supply. Recommended that a 1-μF capacitor be connected from V _{CC} to PGND.

detailed description

low-side driver

The low-side driver is designed to drive low Rds(on) N-channel MOSFETs. The current rating of the driver is 2 A, source and sink.

high-side driver

The high-side driver is designed to drive low Rds(on) N-channel MOSFETs. The current rating of the driver is 2 A, source and sink. The high-side driver can be configured as a GND-reference driver or as a floating bootstrap driver. The internal bootstrap diode is a Schottky, for improved drive efficiency. The maximum voltage that can be applied from BOOT to ground is 30 V.

dead-time (DT) control[†]

Dead-time control prevents shoot through current from flowing through the main power FETs during switching transitions by controlling the turn-on times of the MOSFET drivers. The high-side driver is not allowed to turn on until the gate drive voltage to the low-side FET is low, and the low-side driver is not allowed to turn on until the voltage at the junction of the power FETs (Vdrain) is low; the DT terminal connects to the junction of the power FETs.

ENABLE†

The ENABLE terminal enables the drivers. When enable is low, the output drivers are low.

IN†

The IN terminal is the input control signal for the drivers. The TPS2830 has a noninverting input; the TPS2831 has an inverting input.

†High-level input voltages on ENABLE, SYNC, CROWBAR, IN, and DT must be greater than or equal to 0.7V_{CC}.



SLVS196C - JANUARY1999 - REVISED JANUARY 2001

detailed description (continued)

SYNC†

The SYNC terminal controls whether the drivers operate in synchronous or nonsynchronous mode. In synchronous mode, the low-side FET is operated as a synchronous rectifier. In nonsynchronous mode, the low-side FET is always off.

CROWBAR†

The CROWBAR terminal overrides the normal operation of the driver. When the CROWBAR terminal is low, the low-side FET turns on to act as a clamp, protecting the output voltage of the dc/dc converter against over voltages due to a short across the high-side FET. VIN should be fused to protect the low-side FET.

absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Supply voltage range, V _{CC} (see Note 1)
Input voltage range: BOOT to PGND (high-side driver ON)
BOOTLO to PGND0.3 V to 16 V
BOOT to BOOTLO –0.3 V to 16 V
ENABLE, SYNC, and CROWBAR (see Note 2)0.3 V to 16 V
IN (see Note 2)
DT (see Note 2)0.3 V to 30 V
Continuous total power dissipation See Dissipation Rating Table
Operating virtual junction temperature range, T _J
Storage temperature range, T _{stq} –65°C to 150°C
Lead temperature soldering 1,6 mm (1/16 inch) from case for 10 seconds

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Unless otherwise specified, all voltages are with respect to PGND.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{\scriptsize A}} \leq 25^{\circ}\mbox{\scriptsize C}$	DERATING FACTOR	$T_A = 70^{\circ}C$	T _A = 85°C
PWP with solder§	2668	26.68 mW/°C	1467	1067
PWP without solder§	1024	10.24 mW/°C	563	409
D	749	7.49 mW/°C	412	300

JUNCTION-CASE THERMAL RESISTANCE TABLE

PWP	Junction-case thermal resistance	2.07 °C/W

[§] Test Board Conditions:

- 1. Thickness: 0.062"
- 2. 3" × 3" (for packages <27 mm long)
- 3. $4'' \times 4''$ (for packages >27 mm long)
- 4. 2 oz copper traces located on the top of the board (0.071 mm thick)
- 5. Copper areas located on the top and bottom of the PCB for soldering
- 6. Power and ground planes, 1 oz copper (0.036 mm thick)
- 7. Thermal vias, 0.33 mm diameter, 1.5 mm pitch
- 8. Thermal isolation of power plane

For more information, refer to TI technical brief, literature number SLMA002.

†High-level input voltages on ENABLE, SYNC, CROWBAR, IN, and DT must be greater than or equal to 0.7V_{CC}.



^{2.} High-level input voltages on the ENABLE, SYNC, CROWBAR, IN, and DT terminals must be greater than or equal to 0.7V_{CC}.

SLVS196C - JANUARY1999 - REVISED JANUARY 2001

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage,	[∨] cc	4.5		15	V
Input voltage	BOOT to PGND	4.5		28	V

electrical characteristics over recommended operating virtual junction temperature range, $V_{CC} = 6.5 \text{ V}$, ENABLE = High, $C_L = 3.3 \text{ nF}$ (unless otherwise noted)

supply current

	PARAMETER		TEST CONDITIONS	3	MIN	TYP	MAX	UNIT
VCC	Supply voltage range				4.5		15	V
		VENABLE = LOW,	V _{CC} =15 V				100	μΑ
		V _{ENABLE} = HIGH,	V _{CC} =15 V			0.1		
VCC	Quiescent current	VENABLE = HIGH, BOOTLO grounded, See Note 3	V _{CC} =12 V, CHIGHDR = 50 pF,	$f_{SWX} = 200 \text{ kHz},$ $C_{LOWDR} = 50 \text{ pF},$		3		mA

NOTE 3: Ensured by design, not production tested.

output drivers

PARAMETER		TEST CONDIT	TIONS	MIN	TYP	MAX	UNIT		
		Duty cycle < 2%,	$V_{BOOT} - V_{BOOTLO} = 4.5 \text{ V}$, V _{HIGHDR} = 4 V	0.7	1.1			
	High-side sink (see Note 4)	t _{pw} < 100 μs	VBOOT - VBOOTLO = 6.5 V	, VHIGHDR = 5 V	1.1	1.5		Α	
	(300 14010 4)	(see Note 3)	VBOOT - VBOOTLO = 12 V,	VHIGHDR = 10.5 V	2	2.4			
	High-side	Duty cycle < 2%,	VBOOT - VBOOTLO = 4.5 V	, VHIGHDR = 0.5V	1.2	1.4			
	source	t _{pw} < 100 μs	VBOOT - VBOOTLO = 6.5 V	, VHIGHDR = 1.5 V	1.3	1.6		Α	
Peak output-	(see Note 4)	(see Note 3)	VBOOT - VBOOTLO = 12 V,	VHIGHDR = 1.5 V	2.3	2.7			
current		Duty cycle < 2%,	$V_{CC} = 4.5 \text{ V},$	V _{LOWDR} = 4 V	1.3	1.8			
	Low-side sink (see Note 4) t _{pw} < 100 μs (see Note 3)		$V_{CC} = 6.5 \text{ V},$	V _{LOWDR} = 5 V	2	2.5		Α	
			V _{CC} = 12 V,	V _{LOWDR} = 10.5 V	3	3.5			
	Low-side	Duty cycle < 2%,	$V_{CC} = 4.5 \text{ V},$	$V_{LOWDR} = 0.5V$	1.4	1.7			
	source	t _{pw} < 100 μs (see Note 3)	$V_{CC} = 6.5 \text{ V},$	$V_{LOWDR} = 1.5 V$	2	2.4		Α	
	(see Note 4)		V _{CC} = 12 V,	V _{LOWDR} = 1.5 V	2.5	3			
			VBOOT - VBOOTLO = 4.5 V	, VHIGHDR = 0.5 V			5	5	
	High-side sink (s	ee Note 4)	VBOOT - VBOOTLO = 6.5 V, VHIGHDR = 0.5 V				5	Ω	
			$V_{BOOT} - V_{BOOTLO} = 12 V$	V _{HIGHDR} = 0.5 V			5		
			V _{BOOT} – V _{BOOTLO} = 4.5 V	, VHIGHDR = 4 V			75		
	High-side source	(see Note 4)	VBOOT - VBOOTLO = 6.5 V	, VHIGHDR = 6 V			75	Ω	
Output			VBOOT - VBOOTLO = 12 V, VHIGHDR =11.5 V				75		
resistance			$V_{DRV} = 4.5 V,$	$V_{LOWDR} = 0.5 V$			9		
	Low-side sink (se	ee Note 4)	V _{DRV} = 6.5 V	$V_{LOWDR} = 0.5 V$			7.5	Ω	
			V _{DRV} = 12 V,	$V_{LOWDR} = 0.5 V$			6		
			$V_{DRV} = 4.5 V,$	V _{LOWDR} = 4 V			75		
	Low-side source	(see Note 4)	$V_{DRV} = 6.5 V,$	V _{LOWDR} = 6 V			75	Ω	
			V _{DRV} = 12 V,	V _{LOWDR} = 11.5 V			75		

NOTES: 3. Ensured by design, not production tested.

^{4.} The pullup/pulldown circuits of the drivers are bipolar and MOSFET transistors in parallel. The peak output current rating is the combined current from the bipolar and MOSFET transistors. The output resistance is the Rds(on) of the MOSFET transistor when the voltage on the driver output is less than the saturation voltage of the bipolar transistor.



SLVS196C - JANUARY1999 - REVISED JANUARY 2001

electrical characteristics over recommended operating virtual junction temperature range, V_{CC} = 6.5 V, ENABLE = High, C_L = 3.3 nF (unless otherwise noted) (continued)

dead-time control

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
VIH	High-level input voltage	LOWIDD	Over the Man was re (eas Nets 2)	0.7V _{CC}			V
V_{IL}	Low-level input voltage	LOWDR	Over the V _{CC} range (see Note 3)			1	V
V_{IH}	High-level input voltage	DT	Over the Valarange	0.7V _{CC}			V
V_{IL}	Low-level input voltage	וטו	Over the V _{CC} range			1	V

NOTE 3: Ensured by design, not production tested.

digital control terminals (IN, CROWBAR, ENABLE, SYNC)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIH	High-level input voltage	Organ the Management	0.7V _{CC}			V
VIL	Low-level input voltage	Over the V _{CC} range			1	V

switching characteristics over recommended operating virtual junction temperature range, ENABLE = High, $C_L = 3.3$ nF (unless otherwise noted)

F	PARAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT		
		VBOOT = 4.5 V,	V _{BOOTLO} = 0 V			60			
	HIGHDR output (see Note 3)	V _{BOOT} = 6.5 V,	V _{BOOTLO} = 0 V			50	ns		
Dies time		V _{BOOT} = 12 V,	V _{BOOTLO} = 0 V			50			
Rise time		V _{CC} = 4.5 V				40			
	LOWDR output (see Note 3)	V _{CC} = 6.5 V				30	ns		
		V _{CC} = 12 V				30			
		$V_{BOOT} = 4.5 \text{ V},$	V _{BOOTLO} = 0 V			60			
	HIGHDR output (see Note 3)	$V_{BOOT} = 6.5 \text{ V},$	V _{BOOTLO} = 0 V			50	ns		
Fall time		V _{BOOT} = 12 V,	V _{BOOTLO} = 0 V			50			
raii iime	LOWDR output (see Note 3)	V _{CC} = 4.5 V				40			
		V _{CC} = 6.5 V				30) ns		
		V _{CC} = 12 V				30			
	HIGHDR going low (excluding dead time) (see Note 3)	$V_{BOOT} = 4.5 V$	$V_{BOOTLO} = 0 V$			130			
		$V_{BOOT} = 6.5 \text{ V},$	V _{BOOTLO} = 0 V			100	ns		
Dranagation dalou time		$V_{BOOT} = 12 V$,	V _{BOOTLO} = 0 V			75			
Propagation delay time	LOW/DD are in a bring	$V_{BOOT} = 4.5 V,$	V _{BOOTLO} = 0 V			80			
	LOWDR going high (excluding dead time) (see Note 3)	$V_{BOOT} = 6.5 \text{ V},$	V _{BOOTLO} = 0 V			70	ns		
	(exercise)	V _{BOOT} = 12 V,	V _{BOOTLO} = 0 V			60			
	1.014/55	V _{CC} = 4.5 V				80			
Propagation delay time	LOWDR going low (excluding dead time) (see Note 3)	V _{CC} = 6.5 V				70	ns		
	(excluding acad time) (ecc rete e)	V _{CC} = 12 V				60			
	DT (= LOWED = = d	V _{CC} = 4.5 V		40		170			
Driver nonoverlap time	DT to LOWDR and LOWDR to HIGHDR (see Note 3)	V _{CC} = 6.5 V		25		135	ns		
	Letter to the ribit (see Note 3)	V _{CC} = 12 V		15		85			


NOTE 3: Ensured by design, not production tested.






FALL TIME vs **SUPPLY VOLTAGE** 50 $C_{L} = 3.3 \text{ nF}$ T_J = 25°C 45 40 tf - Fall Time - ns 35 **High Side** 30 25 Low Side 20 15 10 5 6 9 10 V_{CC} - Supply Voltage - V










TEXAS INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

tf - Fall Time - ns





LOW-TO-HIGH PROPAGATION DELAY TIME




JUNCTION TEMPERATURE 150 - High-to-Low Propagation Delay Time - ns $V_{CC} = 6.5 V$ 140 $C_L = 3.3 \text{ nF}$ 130 120 110 100 90 **High Side** 80 70 60 50 Low Side 40 ^tPHL 30 20 -25 -50 50 75 100 125


HIGH-TO-LOW PROPAGATION DELAY TIME

Figure 8

T_J - Junction Temperature - °C







INPUT THRESHOLD VOLTAGE




Figure 15

SLVS196C - JANUARY1999 - REVISED JANUARY 2001

APPLICATION INFORMATION

Figure 16 shows the circuit schematic of a 100-kHz synchronous-buck converter implemented with a TL5001A pulse-width-modulation (PWM) controller and a TPS2831 driver. The converter operates over an input range from 4.5 V to 12 V and has a 3.3-V output. The circuit can supply 3 A continuous load. The converter achieves an efficiency of 94% for $V_{\text{IN}} = 5 \text{ V}$, $I_{\text{load}} = 1 \text{ A}$, and 93% for $V_{\text{in}} = 5 \text{ V}$, $I_{\text{load}} = 3 \text{ A}$.




Figure 16. 3.3-V 3-A Synchronous-Buck Converter Circuit

SLVS196C - JANUARY1999 - REVISED JANUARY 2001

APPLICATION INFORMATION

Great care should be taken when laying out the PC board. The power-processing section is the most critical and will generate large amounts of EMI if not properly configured. The junction of Q1, Q2, and L1 should be very tight. The connection from Q1 drain to the positive sides of C5, C10, and C11 and the connection from Q2 source to the negative sides of C5, C10, and C11 should be as short as possible. The negative terminals of C7 and C12 should also be connected to Q2 source.

Next, the traces from the MOSFET driver to the power switches should be considered. The BOOTLO signal from the junction of Q1 and Q2 carries the large gate drive current pulses and should be as heavy as the gate drive traces. The bypass capacitor (C14) should be tied directly across V_{CC} and PGND.

The next most sensitive node is the FB node on the controller (terminal 4 on the TL5001A) This node is very sensitive to noise pickup and should be isolated from the high-current power stage and be as short as possible. The ground around the controller and low-level circuitry should be tied to the power ground as the output. If these three areas are properly laid out, the rest of the circuit should not have any other EMI problems and the power supply will be relatively free of noise.





PACKAGE OPTION ADDENDUM



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS2830D	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2830	Samples
TPS2830PWP	ACTIVE	HTSSOP	PWP	14	90	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2830	Samples
TPS2830PWPR	ACTIVE	HTSSOP	PWP	14	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2830	Samples
TPS2831D	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2831	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2830PWPR	HTSSOP	PWP	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 5-Jan-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2830PWPR	HTSSOP	PWP	14	2000	350.0	350.0	43.0

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS2830D	D	SOIC	14	50	505.46	6.76	3810	4
TPS2830PWP	PWP	HTSSOP	14	90	530	10.2	3600	3.5
TPS2831D	D	SOIC	14	50	505.46	6.76	3810	4

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



4.4 x 5.0, 0.65 mm pitch


PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated