www.ti.com

Low-Power, High-Speed Buffer for CCD Sensor

Check for Samples: VSP1000

FEATURES

- High Speed:
 - 210 MHz, 3-dB Bandwidth
- Fast Settling Time
- Adjustable Active Load Current
- · Adjustable Drive Strength
- Low Power: 20 mW
- Ultra-Small Package:
 - 1-mm × 1-mm Ultra-Thin 0.35-mm QFN

DESCRIPTION

The VSP1000 is a high-speed, low-noise, low-power, fast-settling, unity-gain buffer. It is specially designed for use between charge-coupled device (CCD) sensors and analog front-ends (AFEs). The device has an adjustable active load current that can load the CCD sensor output appropriately. The VSP1000 also features an adjustable output drive strength that can be set in accordance with the bandwidth requirements. At a 2-mA drive current, the device provides a bandwidth of 210 MHz, which allows for very low power operation with good performance. An ultra-small package of 1 mm × 1 mm and 0.35-mm height helps in saving printed circuit board (PCB) space and achieving a very low profile.

The VSP1000 is ideal for driving Texas Instruments AFEs for CCD sensors and, in general, any analog-to-digital converter (ADC) inputs. The adjustable load current allows for easy interfacing with a variety of CCD sensors from various manufacturers.

ATA .

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION(1)

PRODUCT	PACKAGE- PACKAG LEAD DESIGNAT		SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY	
VSP1000	OEN 6	Dec	0°C to +85°C	VSP1000DSF	VSP1000DSFT	Tape and Reel, 250	
V3P1000	QFN-6	DSF	0 C 10 +65 C	V3P1000D3F	VSP1000DSFR	Tape and Reel, 5000	

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

Over free-air temperature range, unless otherwise noted.

		VSP1000	UNIT
Supply voltage	VCC	20.0	V
Input voltage		-0.3 to VCC + 0.3	V
Input current	Any pin except supplies	±10	mA
Ambient temperature under b	pias	-25 to +85	°C
Storage temperature		-55 to +125	°C
Junction temperature		+150	°C
Package temperature (IR ref	ow, peak)	+250	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Submit Documentation Feedback

www.ti.com

ELECTRICAL CHARACTERISTICS

All specifications at $T_A = +25^{\circ}C$, $V_{CC} = 13 \text{ V}$, $R_{IDRV} = 90 \text{ k}\Omega$, and $C_{LOAD} = 22 \text{ pF}$, unless otherwise noted.

			V				
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
POWER	RSUPPLY						
V _{CC}	Supply voltage		10	13	16	V	
I _{CC}	Supply current			2		mA	
DYNAM	IIC PERFORMANCE				·		
	Gain	1-MHz, 200-mV _{PP} input		0.999		ns	
	Rise time	V _{IN} = 7.5 V to 8.5 V		5		ns	
	Fall time	V _{IN} = 8.5 V to 7.5 V		6		ns	
	I/O delay time	V _{IN} = 7.5 V to 8.5 V		1.28		ns	
	–3-dB bandwidth	100-mV _{PP} input		210		MHz	
V _{IN}	Input voltage range	V _{CC} = 13 V	1.5		10.5	V	
T _A	Operating free-air temperature		0		+85	°C	

THERMAL INFORMATION

		VSP1000	
	THERMAL METRIC ⁽¹⁾	DSF	UNITS
		6 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	333.2	
θ_{JCtop}	Junction-to-case (top) thermal resistance	56.9	
θ_{JB}	Junction-to-board thermal resistance	239	°CAM
ΨЈТ	Junction-to-top characterization parameter	13.9	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	236	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	202	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.


Copyright © 2011, Texas Instruments Incorporated

Submit Documentation Feedback



PIN CONFIGURATION

DSF PACKAGE 1-mm × 1-mm × 0.35-mm QFN-6 (TOP VIEW)



PIN ASSIGNMENTS

PIN NAME	PIN NUMBER	TYPE	DESCRIPTION
IN	1	Analog input	Input terminal; connect this pin to the sensor output
VEE	2	Ground	Negative supply terminal; must be connected to ground
OUT	3	Analog output	Output terminal; connect this pin to the AFE input
IDRV	4	Analog input	Drive current adjustment; refer to the application diagram for further details
VCC	5	Power	Positive supply terminal; must be decoupled to the VEE terminal with a 0.1-µF capacitor
ISF	6	Analog input	Sink current adjustment; refer to the application diagram for further details

FUNCTIONAL BLOCK DIAGRAM






Figure 1. Block Diagram





TYPICAL CHARACTERISTICS


At T_A = +25°C, V_{CC} = 13 V, R_{IDRV} = 90 k Ω , R_{ISF} = 300 k Ω , and C_{LOAD} = 22 pF, unless otherwise noted.

















TYPICAL CHARACTERISTICS (continued)

At T_A = +25°C, V_{CC} = 13 V, R_{IDRV} = 90 k Ω , R_{ISF} = 300 k Ω , and C_{LOAD} = 22 pF, unless otherwise noted.



OVERVIEW

TYPICAL APPLICATION CIRCUIT

Figure 9 shows a typical application circuit for the VSP1000.




Figure 9. Typical Application Circuit

www.ti.com

DESIGN EQUATIONS

The CCD outputs must be loaded with current for proper operation. The VSP1000 provides the ability to draw adjustable current through the IN pin. The value of the input load current can be set by choosing an appropriate value of $R_{\rm ISF}$ connected to the ISF pin, as per Equation 1.

$$I_{I_{IN}} = \frac{\left(\frac{(V_{CC} \times 100 \text{ k}\Omega)}{(R_{ISF} + 100 \text{ k}\Omega)}\right) - 1.2}{1 \text{ k}\Omega}$$
(1)

The bandwidth of the VSP1000 can be adjusted using the IDRV pin. The resistor connected at IDRV determines the drive strength of the output buffer as well as the total quiescent current of the VSP1000. Equation 2 and Equation 3 describe the relationship between R_{IDRV} and the drive strength. C_{IDRV} is used to increase the power-supply rejection ratio of the device. A value of 0.1 μ F for C_{IDRV} is recommended.

$$I_{DRV} = \frac{(V_{CC} - 5)}{(R_{IDRV} + 10 \text{ k}\Omega)}$$
 (2)

$$I_{CC} = 26 \times I_{DRV} \tag{3}$$

EXAMPLE CONFIGURATIONS

Table 1 details several example configurations for the VSP1000. All examples are with $V_{CC} = 13 \text{ V}$.

CONFIGURATION I_{CC} (mA) $R_{ISF}(k\Omega)$ R_{IDRV} ($k\Omega$) Bandwidth = 170 MHz , I_{IN} = 2 mA 1.5 300 133 Bandwidth = 170 MHz , I_{IN} = 4 mA 1.5 133 150 2 Bandwidth = 210 MHz , I_{IN} = 2 mA 300 91 2 150 91 Bandwidth = 210 MHz , I_{IN} = 4 mA 3 Bandwidth = 260 MHz , I_{IN} = 2 mA 300 62 3 Bandwidth = 260 MHz , I_{IN} = 4 mA 150 62

Table 1. Example Configurations

LAYOUT GUIDELINES

The decoupling capacitors C_{IDRV}, R_{IDRV}, and R_{ISF} should be placed as close as possible to the VSP1000.

Copyright © 2011, Texas Instruments Incorporated



REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	hanges from Original (September 2011) to Revision A	Pag	•
•	Updated Figure 4		;
•	Updated Figure 5		



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
VSP1000DSFR	ACTIVE	SON	DSF	6	5000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	0 to 85	VK	Samples
VSP1000DSFT	ACTIVE	SON	DSF	6	250	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	0 to 85	VK	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2020

TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
VSP1000DSFR	SON	DSF	6	5000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
VSP1000DSFT	SON	DSF	6	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2

www.ti.com 24-Jul-2020




*All dimensions are nominal

Device		Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
VSP1000DS	FR	SON	DSF	6	5000	184.0	184.0	19.0
VSP1000DS	FT	SON	DSF	6	250	184.0	184.0	19.0



PLASTIC SMALL OUTLINE - NO LEAD



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Reference JEDEC registration MO-287, variation X2AAF.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

4. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC SMALL OUTLINE - NO LEAD



4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated