## <span id="page-0-0"></span>**General Description**

The MAX77342 provides a highly efficient solution for cell phone camera flash applications by integrating a 1.6A PWM DC-DC step-up converter and three programmable high-side, low-dropout LED current regulators. An I2C interface provides flexible control of the step-up converter, indicator, assist, torch, and flash mode selection, and flash safety timer duration settings.

The device operates down to 2.5V, making it future proof for new battery technologies. The step-up converter features an internal switching MOSFET and synchronous rectifier to improve efficiency and minimize external component count. Three high-side, high-current regulators provide support for indicator, assist, torch, and flash modes. They can source up to 1600mA in flash mode, 100mA in torch and assist light mode, and 16mA for indicator. The output voltage is adaptively controlled, stepping up voltage only as high as necessary to support the required LED forward voltage in flash mode. This approach reduces IC power dissipation by optimizing the step-up ratio and by minimizing the losses in the current regulator. In torch, assist light, and indicator, the current regulators are powered directly from IN, providing the highest system efficiency.

Additionally, the device includes a low input voltage protection function that reduces flash current during low battery conditions to prevent system undervoltage lockup.

Other features include shorted LED detection, overvoltage and thermal shutdown protection, and low-power standby and shutdown modes. The MAX77342 is available in a 16-bump, 0.5mm pitch WLP package (2.065mm x 2.065mm).

## **Simplified Block Diagram**



### **Features**

- 2.0V to 5.5V Operation Range
	- 2.5V to 5.5V with Full Functionality
	- 2.0V to 2.5V with Data Retention
- Step-Up DC-DC Converter
	- 1.6A Guaranteed Output Current for V<sub>IN</sub> ≥ 3.0V and  $V_{\text{OUIT}} \leq 4.2V$
	- Adaptive Output Voltage Regulation Ensuring Highest System Efficiency Up to 90%
	- Down to 3.125% Duty Cycle
	- On-Chip Power MOSFET and Synchronous Rectifier
	- 1MHz/2MHz/4MHz PWM Switching Frequency
	- Small 1µH Inductor
- High-Side Flash/Torch/Indicator LED Current Regulator • I2C Programmable Flash Output Current (100mA to 1600mA in 100mA Steps)
	- I2C Programmable Torch Output Current (30mA to 100mA in 10mA Steps)
	- I2C Programmable Indicator Output Current (1mA to 16mA in 1mA Steps)
	- Adaptive Regulation Voltage (150mV typ) for Flash Mode
	- Low-Dropout Voltage (100mV max) for Torch Mode
- **I2C Programmable Flash Safety Timer**
- Open/Short LED Detection
- Tx Mask Reducing Output Current During Tx Event
- Overvoltage Protection
- Thermal Shutdown Protection
- 1µA Shutdown Current
- 16-Bump, 0.5mm Pitch, 2.065mm x 2.065mm WLP

### **Applications**

• Cell Phones and Smartphones

*[Ordering Information](#page-48-0) appears at end of data sheet.*

*For related parts and recommended products to use with this part, refer to www.maximintegrated.com/MAX77342.related.*



# MAX77342

# 1.6A Adaptive DC-DC Step-Up Converter with High-Side Flash Driver



## TABLE OF CONTENTS

# MAX77342

# 1.6A Adaptive DC-DC Step-Up Converter with High-Side Flash Driver





# MAX77342

# 1.6A Adaptive DC-DC Step-Up Converter with High-Side Flash Driver



## **LIST OF TABLES**

## <span id="page-5-0"></span>**Absolute Maximum Ratings**





**Note 1:** This device is constructed using a unique set of packaging techniques that impose a limit on the thermal profile the device can be exposed to during board level solder attach and rework. This limit permits only the use of the solder profiles recommended in the industry-standard specification, JEDEC 020A, paragraph 7.6, Table 3 for IR/VPR and Convection reflow. Preheating is required. Hand or wave soldering is not allowed.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these *or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

## **Package Thermal Characteristics (Note 2)**

WLP

Junction-to-Ambient Thermal Resistance (θ<sub>JA</sub>) ..........49°C/W

**Note 2:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to **www.maximintegrated.com/thermal-tutorial**.

## **Electrical Characteristics**

(V<sub>IN</sub> = 3.6V, V<sub>PGND</sub> = V<sub>AGND</sub> = 0V, T<sub>A</sub> = -40°C to +85°C, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 3)



## **Electrical Characteristics (continued)**

(V<sub>IN</sub> = 3.6V, V<sub>GND</sub> = 0V, T<sub>A</sub> = -40°C to +85°C, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 3)



## **Electrical Characteristics (continued)**

(V<sub>IN</sub> = 3.6V, V<sub>GND</sub> = 0V, T<sub>A</sub> = -40°C to +85°C, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 3)



## **Electrical Characteristics (continued)**

(V<sub>IN</sub> = 3.6V, V<sub>GND</sub> = 0V, T<sub>A</sub> = -40°C to +85°C, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 3)



## **Electrical Characteristics (continued)**

(V<sub>IN</sub> = 3.6V, V<sub>GND</sub> = 0V, T<sub>A</sub> = -40°C to +85°C, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 3)



**Note 3:** All devices are 100% production tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range are guaranteed by design.

**Note 4:** Design guidance only, not tested during final test.

## <span id="page-10-0"></span>**Typical Operating Characteristics**



## **Typical Operating Characteristics (continued)**

















## **Typical Operating Characteristics (continued)**



## **Typical Operating Characteristics (continued)**













## **Typical Operating Characteristics (continued)**





**SINGLE-WIRE CURRENT REGULATOR DROPOUT vs. INDICATOR CURRENT**







## **Typical Operating Characteristics (continued)**

 $(T_A = +25^{\circ}C,$  unless otherwise noted.)



**INDICATOR CURRENT vs. TEMPERATURE**



## <span id="page-16-0"></span>**Bump Configuration**



## **Bump Description**



## <span id="page-17-0"></span>**Bump Description (continued)**





*Figure 1. Typical Application Circuit and Simplified Diagram*

### <span id="page-18-0"></span>**Detailed Description**

The MAX77342 flash driver IC integrates an adaptive 1.6A PWM step-up DC-DC converter, and three high-side current regulators: one for LED camera flash powered by the adaptive DC-DC step-up converter, one for torch/ assist light applications powered directly from IN, and one for indicator mode powered directly from IN. An I2C interface controls output current settings for indicator, torch, assist, and flash mode, enabling torch, assists, and flash mode as well as flash timer duration settings.

### **Step-Up Converter**

The IC includes a PWM step-up converter with frequency scaling, optimizing efficiency for low duty cycle operation. The output voltage of the DC-DC step-up converter is adaptive controlled, based on the forward voltage of the installed LED. It is therefore not recommended to use the DC-DC step-up converter output to power other applications.

During soft-start, the converter is allowed to operate in discontinuous mode. Once the current regulator ramp-up is initiated, the converter is forced into PWM mode. In cases where  $V_{IN}$  is close to the required  $V_{OUT}$  or even higher, the converter is required to operate at as low of a duty cycle as possible, while still operating in PWM mode. Therefore, the device scales the frequency of the converter depending on the required duty cycle to ensure the output is kept within regulation. See Figure 2.



*Figure 2. Switching Frequency Scaling*

During output voltage ramping, the inductor peak current is limited through the low-side nMOS power switch to load the battery as little as possible during the charging of the output capacitor. In the same time, the output voltage ramping is also controlled to avoid high output dV/dt.

When the DC-DC converter is disabled, the OUT node is actively discharged until it reaches  $V_{1N}$  - 150mV (typ). This ensures that the output voltage is always at  $V_{IN}$  level when the DC-DC converter is enabled. This is done to prevent the output from discharge through the high-side switch, resulting in current being reversed back to the input capacitor.

### **DC-DC Converter On/Off Control**

The DC-DC converter is automatically enabled when the current regulator is enabled in flash mode only, and automatically turns off again once the current regulator is disabled. The operation mode of the DC-DC converter is determined by the voltage headroom across the current regulator. The OUT voltage is regulated VADP\_REG above FLED voltage. If the adaptive control loop detects that the converter is operating in minimum duty cycle mode, the adaptive regulation prevents the internal regulation loop to decrease the output voltage, since the converter, in this case, is no longer operating in closed loop. In this mode of operation the output is regulated to  $V_{IN} \times D_{MIN}$  1M.

### **Soft-Start**

When the input supply is initially applied to the device, the output capacitor is charged to the input supply minus a diode drop. During this charging period, there is no limit of the input current. The output capacitor is charged through the internal body diode of the high-side switch. This initial charge is done with the high-side switch configured as a current source. In the second phase of soft-start, the converter is starting to switch at 1MHz with the high-side switch disabled. This is done to prevent large dI/dt current to be drawn from the input. As the output rises, the converter changes the switching frequency to first 2MHz and then 4MHz. Once operating at 4MHz, the high-side switch is enabled. The output ramps from  $V_{IN}$  to DCDC\_SS level. Once the converter has completed the soft-start, it is forced into PWM mode and the current regulator is now allowed to ramp.

<span id="page-19-0"></span>

*Figure 3. DC-DC Converter Soft-Start*

### **Output Capacitor Fault**

If the output capacitor is missing, the output ripple of the DC-DC converter increases significantly. This condition trips an OVP\_A fault condition. Since it cannot be determined if the OVP was due to a missing capacitor or other reasons, an additional test can be performed to determine if the capacitor is missing or not.

To activate this test, clear DIS\_COUTDET function in register 0x23h.

When the  $C_{\text{OUT}}$  detection is enabled, upon enabling a flash event, the DC-DC converter first precharges the output to IN, then monitors the  $V_{\text{OUT}}$  against the  $V_{\text{IN}}$  to see if the output drops within a specified time interval. If the output drops below  $V_{\text{COUT}}$  TH 150mV (typ) of the IN, it indicates that no output capacitor is present on the output. Since the voltage difference between IN and OUT is only  $V_{\text{COUT TH}}$  (150mV), this test is sensitive to large ripple on the input, which can easily trip the missing  $C_{\text{OUT}}$ detection. It is therefore recommended to only activate the C<sub>OUT</sub> detection when no other significant load is present at the battery. If missing  $C_{\text{OUT}}$  is detected, a fault condition is latched into the fault register. To resume operation after the fault, the fault must be cleared by reading.

### <span id="page-20-0"></span>**Adaptive Output Voltage Regulation**

The adaptive regulation scheme for the device is achieved using a digital regulation control loop. The output voltage is controlled using an internal 8-bit DAC with a 2.6V to 5.3V range and a step size of  $V_{ADPSS}$  (10mV). The effective output voltage range is limited by minimum duty cycle for the lower limit and the upper limit is limited by the OVP\_D (5.15V) threshold or the peak current limit of the converter.

When the converter is initially enabled, the converter first performs a soft-start cycle. During this time the output of the converter is charged up to the DCDC\_SS threshold. This is done before the current regulator is enabled to ensure there is sufficient headroom to operate the current regulator.

Once the soft-start is completed, the current regulator is enabled. The device samples the voltage headroom across the current regulator to determine if the output voltage should be regulated to a higher threshold.

The adaptive regulation has two different behaviors depending on if the current regulator is ramping up the current or if the current has reached the final steadystate level.

During current ramping up, reducing the output voltage is not allowed by the adaptive regulation. This is done to ensure that sufficient headroom is always available for the current regulator. The voltage across the current regulator is sampled every  $f_{ADPT}$  SR (125kHz) and the output is then adjusted  $V_{ADPSS}$  (10mV) up or kept at present level if sufficient headroom is detected.

During the final steady-state current level, the voltage across the current regulator is sampled at a lower frequency, every  $f_{ADPTSR}$  (62.5kHz) and the output is then adjusted  $V_{ADPSS}$  (10mV) up or down depending on the  $current$  regulator headroom.

If the input current limiter is tripped, the device adaptive control blocks the output voltage from increasing. This is an indication that insufficient energy is available and the output is not within regulation. Therefore, increasing the output voltage in this case does not result in an actual increase of output voltage, since the input current is limiting the output voltage.

If the adaptive regulation is trying to regulate the output voltage to a higher threshold than the OVP\_D threshold, the adaptive control loop limits the output voltage to the OVP D threshold. If the output condition is trying to regulate the output voltage above the OVP\_D threshold for a duration longer than t<sub>OVP</sub>  $_D$  1.024ms (typ), this generates a fault condition meaning that the FLED is open and disables the DC-DC converter and the FLED driver.

Once the initial ramp up of the current regulator is completed, the sample rate of the adaptive regulation threshold f<sub>ADP</sub> SR is changed from 125kHz to 62.5kHz. This is done to ensure slow changes on the output, hence reducing EMI issues. In addition, the output voltage is now allowed to either ramp up or down one LSB depending on the voltage headroom measured across the current regulator. The only exception for this is during the following conditions:

- 1) Input current limit active. In this case the output is only allowed to decrease if sufficient headroom is detected for the current regulator.
- 2) Output exceeding overvoltage threshold, OVP\_D. In this case the output is only allowed to decrease if sufficient headroom is detected for the current regulator.

Using the  $I^2C$  register, it is possible to read out the actual adaptive output voltage regulation threshold. This value is stored in the DCDC\_OUT register, making it possible for the application to determine what the adaptive output voltage is within the expected range for the current operation. This result can be used to determine the condition of the external LED as well as for fault indication.

During a flash event, the adaptive maximum voltage is stored in the DCDC\_OUT\_MAX I<sup>2</sup>C register. This information can be used to determine the actual forward voltage of the LED as well as the peak voltage condition during the flash event.

See Figure 4 for a state diagram of the adaptive regulation function.

<span id="page-21-0"></span>

*Figure 4. Adaptive Output Voltage Regulation State Diagram*

### <span id="page-22-0"></span>**Overvoltage Protection**

The device includes two overvoltage protection circuits. The first protection mechanism is part of the adaptive regulation control, and limits the converter output voltage to the OVP\_D threshold for a duration of t<sub>OVP</sub>  $_D$  $(1.024 \text{ms})$  before the current regulator and the DC-DC converter are disabled.

The second protection mechanism is set to trigger on a higher threshold, but has a much faster reaction time. If the output voltage rises above the OVP\_A threshold, the converter and current regulators are disabled within a reduced time delay.



*Figure 5. Overvoltage State Diagram*

### **Low-Side Current Limit**

The device provides a programmable current limit for the low-side switch. This current limit functions as an input current limit, and is critical for the application, since this function determines the maximum current that can be drawn from the input supply. This low-side current limit is also important for the choice of inductor, since it determines the minimum saturation current, to avoid the inductor hitting saturation.

If the input current limit is reached during operation, the low-side switch terminates the cycle and turns on the high-side switch. This results in a drop of the output voltage. The device operates in continuous input current limit condition, but due to a drop in output voltage, the current regulator parameters cannot be guaranteed in this mode of operation. For a duty cycle lower than the minimum duty cycle the converter cannot limit the current. This is due to the fact that the current in the inductor does not discharge sufficiently during the OFF-time to ensure that the LX peak current does not hit the peak current limit within the time for the minimum duty cycle. In application though, this is only an issue if the flash current is set to 80% min of the peak current limit.

### **LED Current Regulator**

The MAX77342 has three internal high-side current regulators. They are connected to two outputs, FLED and IND.

The FLED output is used for flash, torch, and assist light mode using the following current regulators.

- Flash mode current regulator
- Assist/torch mode current regulator

The IND output is used for indicator and consists of a single current regulator that is always powered directly from IN.

Each of the current settings is flexibly controlled by the I2C interface.

### **Indicator Mode**

Indicator mode operates separate from the torch, assist, and flash modes, since it has a dedicated output.

The current regulator for IND is directly powered from the IN, and always regulates to 2.9V (min) or operates in dropout for  $V_{IN}$  voltages less than 3.0V ( $V_{IND}$  DROPOUT\_REG) when it is used. This is done to ensure that a minimum  $2.9V$  is always available for the IND interface.

### <span id="page-23-0"></span>**Torch Mode**

Torch mode can be activated from either standby mode or shutdown mode. The only way to enable the torch mode in shutdown mode is by using the TORCH\_EN logic input. In standby mode, the torch mode can be enabled by two conditions:

- 1) TORCH\_EN when TORCH\_EN\_MASK is set, FLED\_EN is set, and  $FLED_MODE = 00$
- 2) FLED\_EN when TORCH\_EN\_MASK is cleared and  $FLED_MODE = 00$

The TORCH EN logic input has a debouncer at the input to ensure that the logic input can be used by non GPIO control. When TORCH\_EN is initially pulled high, it must be high for  $t_{TORCH-EN-DB}$  before torch mode is activated. Once in torch mode, TORCH\_EN must be low for tTORCH\_EN\_DB for the device to go back to standby or shutdown mode.

When torch mode is enabled, the output current is first ramped with a rate of 10mA/32µs, from 30mA to 100mA. This is done to control the ramp rate of the current into the LED. Open/short detection is performed once the output current reaches full scale. In case a fault is detected, the current regulator is disabled and the device enters standby or shutdown state depending on the logic EN input. After  $t_{TORCH2FINAL}$  the current is ramped down from 100mA to the final value with a rate of 10mA/32µs.



*Figure 6. LED Ramping During Torch Mode*

<span id="page-24-0"></span>The current regulator for assist and torch operation is powered directly from IN. This provides the best efficiency for the system, but limits the operation range of the current regulator. For LED with higher  $V_F$  than  $V_{IN}$  - $V_{\text{DROPOUT}}$  (100mV at 10% drop for assist and torch mode), the current regulator enters dropout operation and during this mode of operation, the output current is limited by the external LED  $V_F$  vs. I<sub>F</sub> curve.

### **Assist Light**

Assist light can only be activated from standby mode. The assist light can be activated using either the I2C interface or the logic input FLASH\_STB. The assist mode can be enabled by two conditions:

- 1) FLASH\_STB when FLASH\_STB\_MASK is set, FLED EN is set, and FLED MODE =  $10$
- 2) FLED EN when FLASH STB MASK is cleared and  $FLED$  MODE = 10

When enabling the assist light using the FLASH\_STB, there is no debounce on the logic input.

When assist light mode is enabled, the output current is first ramped with a rate of 10mA/32µs, from 30mA to 100mA. This is done to control the ramp rate of the current into the LED. Open/short detection is performed once the output current reaches full scale. In case a fault is detected, the current regulator is disabled and the device enters standby. After  $t_{\text{TORCH2FINAL}}$  the current is ramped down from 100mA to the final value with a rate of 10mA/32µs.

The current regulator for assist and torch light operation is powered directly from IN. This provides the best efficiency for the system, but limits the operation range of the current regulator. For LED with higher  $V_F$  than V<sub>IN</sub> - V<sub>DROPOUT</sub> (100mV at 10% drop for assist and torch mode), the current regulator enters dropout operation and during this mode of operation output current is limited by the external LED  $V_F$  vs. I<sub>F</sub> curve.



*Figure 7. LED Ramping During Assist Light Mode*

### <span id="page-25-0"></span>**Flash Mode**

In flash mode, the current regulator can be enabled using the I<sup>2</sup>C interface or by using logic FLASH\_STB logic input if the I<sup>2</sup>C FLASH\_STB\_MASK bit is set.

When the flash mode is enabled, the IC first performs a soft-start of the DC-DC converter to bring the output voltage to a level where the LED starts to conduct current. Once this is completed, the output current of the FLED is ramped at a rate of 50mA/16.5kHz or 100mA/32.125kHz to control the ramp rate of the current into the LED. The ramp rate is divided into 50mA sections to allow for smoother transition on output.

At the 100mA setting the open/short detection is enabled. In case a fault is detected, the current regulator is disabled and the IC enters standby or shutdown state depending on the EN input. Once the open/short detection is performed and passed, the IC continues to ramp the output current to the final value.

### **Enable of Current Regulator**

### **FLED Current Regulator**

The flash current regulator can be enabled using the I2C interface for assist or torch mode or by a dedicated logic input, FLASH STB. The torch light mode can be enabled using the I<sup>2</sup>C interface or by the logic TORCH\_EN input.

The current regulators can be enabled from two different modes of operation.

- Shutdown mode (torch mode only)
- Standby mode (torch/assist or flash)

In shutdown mode, the only mode that can be activated is torch mode. Torch mode can only be activated using the TORCH EN, and only when the TORCH EN MASK bit is set.

In standby mode, the FLED current regulator can be enabled in the following configurations:

- **Torch mode (FLED MODE = "00").** Enabled using the TORCH\_EN logic input when the following conditions are met: EN is logic-high and the TORCH\_EN\_MASK bit is set. In this mode the output current is set to I\_TORCH.
- Assist light (FLED MODE = "10"). The assist light can be enabled using the FLASH\_STB logic input or by using the I2C interface. Enable assist light with the FLASH STB logic input when the following conditions are met: EN is logic-high, the FLED\_EN bit is set, and the FLASH STB MASK bit is set. Alternatively, the assist light can be enabled using the I2C interface. This is done by setting the FLED\_EN bit when the following conditions are met: EN is logic-high and the



*Figure 8. LED Ramping During FLASH Mode*

<span id="page-26-0"></span>FLASH STB MASK bit is cleared. In this mode the output current is set to  $I$  TORCH.

● **Flash mode (FLED\_MODE = 11).** Flash mode can be enabled using the FLASH\_STB logic input or by using the I<sup>2</sup>C interface. Enable flash mode with FLASH\_STB logic input when the following conditions are met: EN is logic-high, the FLED\_EN bit is set, and the FLASH\_ STB MASK bit is set. Alternatively, flash mode can be enabled using the I2C interface. This is done by setting the FLED EN bit when the following conditions are met: EN is logic-high and the FLASH\_STB\_MASK bit is cleared. The duration of the flash mode by using FLASH\_STB is determined by the FLASH\_TMR\_ CNTL bit and can be set to either maximum duration (level sensitive) or one-shot (edge sensitive) mode. If flash mode is enabled using the I2C interface, the FLASH\_TMR\_CNTL bit is ignored, and the duration of the flash is determined by the FLASH TMR setting. In this mode the output current is set to I\_FLASH.

### ● **IND interface (FLED\_MODE = 01, IND\_SEL = 1)**

Indicator mode can be enabled using the FLASH STB logic input or by using the I2C interface. Enable indicator mode with FLASH STB logic input when the following conditions are met: EN is logic-high, FLED\_EN bit is set, and FLASH\_STB\_MASK bit is set. Alternatively, the indicator mode can be enabled using the I2C interface. This is done by setting the FLED\_EN bit when the following conditions are met: EN is logic-high and the FLASH\_STB\_MASK bit is cleared.

### **Ramping UP/DOWN Current Regulator for FLED Current Regulator Only**

The current regulator has a ramp function that is engaged every time the current regulator is enabled/disabled. This is done to control the EMI of the current regulator output.

The ramping of the current regulator is done by ramping one LSB step of the current regulator per internal clock. Providing a "stair case" ramp of the output current. See Figure 8.

For flash mode, the output current increases in 50mA steps per 2 x t<sub>RAMP</sub> STEP from 50mA until the final value. The ramp time is defined by  $t_{\rm RAMP}$  and is dependent on the number in LSB that is ramped.

For assist and torch modes, the output current increases in 10mA steps per  $t_{\rm{RAMP}}$  steps from 30mA until the final value. The ramp time is defined by  $t_{\text{RAMP}}$  and is dependent on the number in LSB that is ramped.

The actual time used for ramping up and down is determined by the following equations:

For flash mode:

```
tRAMP_FLASH	=	tRAMP_STEP	x	∆IFLASH
```
where  $\Delta I_{FI,ASH}$  is the delta change in output current divided by 100mA.

For torch mode:

### tRAMP\_TORCH = tRAMP\_STEP x ∆ITORCH

where ΔI<sub>TORCH</sub> is the delta change in output current divided by 10mA. If ramping from off condition, the minimum current level should be calculated from 30mA and not 0mA, since the first step is 30mA instead of 10mA.

The ramp is activated for the following condition:

- 1) During initial enable of the current regulator
- 2) User change in output current

3) After TX\_MASK event, when the output current is increased

- The ramp is not active for the following conditions:
- 1) When output current is reduced as a result of a TX\_MASK
- 2) During a fault condition

### **Flash Safety Timer**

The flash safety timer is activated any time flash mode is enabled.

The flash safety timer, programmable from 1.024ms to 262.144ms through the I2C, limits the duration of the flash mode in case the flash is not disabled with FLASH\_STB or I2C within the programmed flash safety timer duration. The flash mode is terminated when the timer expires.

The flash timer can operate in two different modes, oneshot time mode or maximum duration timer mode.

One-shot mode is sensitive to the edge of the FLASH\_STB pin and maximum duration mode is sensitive to the level of the FLASH\_STB pin.

<span id="page-27-0"></span>

*Figure 9. State Flowchart*

<span id="page-28-0"></span>Maximum flash timer mode can only be used for enabling flash mode using the FLASH STB logic input. In this mode the flash is enabled for as long as the FLASH\_STB logic input is logic-high and the flash timer has not expired. If the flash timer expires before the FLASH\_STB is pulled low, the current regulator is disabled again and a fault condition is latched into the status register.

One-shot flash timer mode can be used with either FLASH\_STB or I<sup>2</sup>C trigger flash. For I<sup>2</sup>C triggered flash, the one-shot mode is always used regardless of the FLASH\_TMR setting. For one-shot mode, the flash is enabled on the rising edge of FLASH STB or by writing to the I2C register. The duration of the flash is determined by the FLASH\_TMR settings, and is terminated upon the timer expiring. For one-shot mode there is no fault condition for the flash timer.



*Figure 10. Maximum Flash Timer Mode*



*Figure 11. One-Shot Flash Timer Mode*

### <span id="page-29-0"></span>**Low Input Voltage Function**

The IC monitors the input voltage before initial enable of flash mode and changes the behavior of the LED driver accordingly.

For the input, there is a monitor function that can be enabled using the LOW\_VOLTAGE\_EN I2C bit. When the low voltage function is enabled, it monitors the input voltage before the flash is initiated to determine the flash output current. The low voltage function is only active in flash mode.

If the input voltage drops below the user-defined threshold, LOW\_VOLTAGE\_TH, the flash output current is reduced by LOW VOLTAGE CUR. This prevents the LED driver from overloading the battery, thus preventing a system failure. See Figure 12.

### **TX\_MASK**

The IC has a logic input that can be used to provide the flash driver with the information that an RF Tx burst is in progress. During the Tx burst, the output current needs to be reduced with a predetermined current defined by the I\_FLASH\_TX I<sup>2</sup>C setting.

When the TX\_MASK is triggered, the current is immediately reduced by the I\_FLASH\_TX value within 20µs (typ). The output current level then stays at this level as long as the TX\_MASK condition is present. If the TX\_MASK goes low while in flash mode, the output current is ramped up to normal value, using the normal ramp function.

The TX MASK event latches a status flag in the status register, making it possible to read back if a Tx event had occurred during the flash event. See Figure 13.



*Figure 12. Low Voltage Condition*



*Figure 13. Flash Current During TX\_MASK*

### <span id="page-30-0"></span>**Undervoltage Lockout**

The device has UVLO detection that allows operation in different modes depending on the input voltage.

- $V_{IN}$  < 1.5V (typ): the device is powered down and I<sup>2</sup>C registers are reset.
- $\bullet$  1.5V (typ) < V<sub>IN</sub> < 2.4V (typ): I<sup>2</sup>C registers are kept intact, but remaining blocks are powered off and a fault status is latched into the status register. This is the UVLO function.
- 2.4V (typ) <  $V_{IN}$ : fully operational

### **Shutdown and Standby**

The device is in shutdown when EN is logic-low. In poweron reset condition ( $V_{IN}$  < 1.5V typ), the I<sup>2</sup>C registers are reset to default value. In shutdown, supply current is reduced to  $0.4\mu A$  (typ).

When  $V_{IN}$  is above its  $V_{POR}$  threshold and EN is pulled logic-high, the IC enters standby and is ready to accept I2C commands.

### **Short Detection**

The device includes a comparator to detect if the FLED/ IND output is shorted to ground. If the voltage level on the output of the current regulators is less than 1.0V (max), this is an indication that the FLED output is shorted to ground.

The device interprets this as a shorted output and therefore disables the current regulator, forcing the part to enter standby mode.

In the event of a shorted FLED output this event is logged into the I2C status register, where it can be read by the processor.

The short detection is enabled for assist light and torch light as soon as the output current reaches maximum current, and continues monitoring the output for short during the entire duration. For short fault in assist, torch, or flash mode, a fault is latched into the FLED\_FLT bit of the I2C register.

For indicator mode, the short detection is enabled once the current regulator is enabled. If a fault is detected, a status is latched into the IND FLT bit of the I<sup>2</sup>C register.

To resume operation after the fault, the fault must be cleared by reading the status register.

### **Open Detection**

For assist and torch light mode, the current regulator is operating directly from the IN. Since the worst-case forward voltage for the assist/torch light LED is larger than the minimum operating input voltage, performing open LED detection is difficult to achieve without risking flash open detection, since it is required to have assist/torch light operating in dropout condition. Therefore the open detection is archived by measuring the voltage from IN to FLED. If the voltage is less than 40mV (max), the device determines that an open condition exists at the output and a fault is latched into the FLED\_FLT bit of the status register.

For flash mode, an open LED forces the adaptive regulation at OVP\_D and therefore a fault condition is latched.

For single-wire operation, an open detection is required since this is used to inform the single-wire interface of open/short detection. If the output voltage rises above  $V_{\text{IND}}$   $\Omega_{\text{PEN}}$ , this is an indication that the single-wire interface is not responding or the indicator LED is not correctly connected. In this case a fault is latched into the I2C bit, IND\_FLT.

To resume operation after the fault, the fault must be cleared by reading.

### **Thermal Shutdown**

Thermal shutdown limits total power dissipation in the IC. When the junction temperature exceeds  $160^{\circ}$ C (typ), the device turns off, allowing the IC to cool. In the event of an overtemperature condition occurring, the event is logged into the I2C status register, where it can be read by the processor. Once thermal shutdown occurs, the FLED\_EN and IND EN I<sup>2</sup>C bits are reset, and the IC is suspended. During a thermal shutdown condition, the only active part of the IC is the I<sup>2</sup>C interface, UVLO, and thermal monitor. All other blocks are powered down. To resume full operation after the fault, the temperature must drop by  $20^{\circ}$ C. Thermal fault must be cleared by reading before normal operation can be resumed.

## <span id="page-31-0"></span>**I**2**C Serial Interface**

An I2C-compatible, 2-wire serial interface controls the stepup converter output voltage, flash, torch current settings, flash duration, and other parameters. The serial bus consists of a bidirectional serial-data line (SDA) and a serialclock input (SCL). The IC is a slave-only device, relying upon a master to generate a clock signal. The master initiates data transfer to and from the IC and generates SCL to synchronize the data transfer. See Figure 14.

I<sup>2</sup>C is an open-drain bus. Both SDA and SCL are bidirectional lines, connected to a positive supply voltage through a pullup resistor. They both have Schmitt triggers and filter circuits to suppress noise spikes on the bus to assure proper device operation. A bus master initiates communication with the IC as a slave device by issuing a START condition followed by the IC address. The IC address byte consists of 7 address bits and a read/ write bit (R/W). After receiving the proper address, the IC issues an acknowledge bit by pulling SDA low during the ninth clock cycle.

### **I <sup>2</sup>C Slave Address**

The IC acts as a slave transmitter/receiver. Its slave address is 0x60 for write operations and 0x61 for read operations.

### **I <sup>2</sup>C Bit Transfer**

Each data bit, from the most significant bit to the least significant bit, is transferred one by one during each clock cycle. During data transfer, the SDA signal is allowed to change only during the low period of the SCL clock and it must remain stable during the high period of the SCL clock. See Figure 15.



*Figure 14. 2-Wire Serial Interface Timing Detail*



*Figure 15. Bit Transfer*

### <span id="page-32-0"></span>**START and STOP Conditions**

Both SCL and SDA remain high when the bus is not busy. The master signals the beginning of a transmission with a START (S) condition by transitioning SDA from high to low while SCL is high. When the master has finished communicating with the IC, it issues a STOP (P) condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission, Figure 16. Both START and STOP conditions are generated by the bus master.

### **Acknowledge**

The acknowledge bit is used by the recipient to handshake the receipt of each byte of data (Figure 17). After data transfer, the master generates the acknowledge clock pulse and the recipient pulls down the SDA line during this acknowledge clock pulse so the SDA line stays low during the high duration of the clock pulse. When the master transmits the data to the IC, it releases the SDA line and the IC takes control of the SDA line and generates the acknowledge bit. When SDA remains high during this 9th clock pulse, this is defined as the not acknowledge signal. The master can then generate either a STOP condition to abort the transfer, or a repeated START condition to start a new transfer.



*Figure 16. Start and Stop Conditions Figure 17. Acknowledge*



### <span id="page-33-0"></span>**Write Operations**

The IC recognizes the write byte protocol as defined in the SMBus specification and shown in section A of Figure 18. The write byte protocol allows the I2C master device to send 1 byte of data to the slave device. The write byte protocol requires a register pointer address for the subsequent write. The IC acknowledges any register pointer even though only a subset of those registers actually exists in the device.

The write byte protocol is as follows:

- 1) The master sends a START command.
- 2) The master sends the 7-bit slave address followed by a write bit.
- 3) The addressed slave asserts an acknowledge by pulling SDA low.
- 4) The master sends an 8-bit register pointer.
- 5) The slave acknowledges the register pointer.
- 6) The master sends a data byte.
- 7) The slave updates with the new data.
- 8) The slave acknowledges the data byte.
- 9) The master sends a STOP condition.

In addition to the write-byte protocol, the IC can write to multiple registers as shown in section B of Figure 18. This protocol allows the I2C master device to address the slave only once and then send data to a sequential block of registers starting at the specified register pointer.

Use the following procedure to write to a sequential block of registers:

- 1) The master sends a START command.
- 2) The master sends the 7-bit slave address followed by a write bit.
- 3) The addressed slave asserts an acknowledge by pulling SDA low.
- 4) The master sends the 8-bit register pointer of the first register to write.
- 5) The slave acknowledges the register pointer.
- 6) The master sends a data byte.
- 7) The slave updates with the new data.
- 8) The slave acknowledges the data byte.
- 9) Steps 6 to 8 are repeated for as many registers in the block, with the register pointer automatically incremented each time.
- 10) The master sends a STOP condition.



*Figure 18. Write to the IC*

### <span id="page-34-0"></span>**Read Operations**

The method for reading a single register (byte) is shown in section A of Figure 19. To read a single register:

- 1) The master sends a START command.
- 2) The master sends the 7-bit slave address followed by a write bit.
- 3) The addressed slave asserts an acknowledge by pulling SDA low.
- 4) The master sends an 8-bit register pointer.
- 5) The slave acknowledges the register pointer.
- 6) The master sends a repeated START condition.
- 7) The master sends the 7-bit slave address followed by a read bit.
- 8) The slave asserts an acknowledge by pulling SDA low.
- 9) The slave sends the 8-bit data (contents of the register).
- 10) The master asserts an acknowledge by pulling SDA low.
- 11) The master sends a STOP condition.

In addition, the IC can read a block of multiple sequential registers as shown in section B of Figure 19. Use the following procedure to read a sequential block of registers:

- 1) The master sends a START command.
- 2) The master sends the 7-bit slave address followed by a write bit.
- 3) The addressed slave asserts an acknowledge by pulling SDA low.
- 4) The master sends an 8-bit register pointer of the first register in the block.
- 5) The slave acknowledges the register pointer.
- 6) The master sends a repeated START condition.
- 7) The master sends the 7-bit slave address followed by a read bit.
- 8) The slave asserts an acknowledge by pulling SDA low.
- 9) The slave sends the 8-bit data (contents of the register).
- 10) The master asserts an acknowledge by pulling SDA low.
- 11) Steps 9 and 10 are repeated for as many registers in the block, with the register pointer automatically incremented each time.
- 12) The master sends a STOP condition.



*Figure 19. Read from the IC*

## <span id="page-35-0"></span>**I**2**C Register MAP**



### <span id="page-36-0"></span>**Table 1. CHIP\_ID1**

This register contains manufacturer ID and die type.



**SPECIAL FEATURES** —



### **Table 2. CHIP\_ID2**

This register contains version control.



### **BIT** NAME NAME DESCRIPTION DESCRIPTION DEFAULT VALUE B7 MSB |  $\qquad \qquad -$  Reserved for future use 0 B6 and  $\sim$  Reserved for future use 0 and B5 and the served for future use and the served for future use of the served for the served for the served for the served for the serve B4 and  $\sim$  Reserved for future use 0 and B3 DIE\_REV[3:0] Die REV 0000 Revision 1 0001 Revision 2 … … 1110 Revision 15 1111 Revision 16 — B2 B1 B0 LSB

### <span id="page-37-0"></span>**Table 3. ISET**

This register contains control for the output current in assist and flash modes.



### **SPECIAL FEATURES** —



### <span id="page-38-0"></span>**Table 4. TX\_MASK**

This register contains control for TX\_MASK.



**SPECIAL FEATURES BIT NAME DESCRIPTION DEFAULT VALUE** B7 MSB | FLASH\_STB\_MASK Enable of FLASH\_STB logic input 0: FLASH\_STB logic input disabled 1: FLASH\_STB logic input enabled 1 B6 | FLASH\_TMR\_CNTL Flash timer control 0: One-shot mode 1: Maximum duration mode 1 B5 example and the served for future use the contract of the c B4 DCDC\_ILIM[1:0] Selects current limit for low-side switch 00: 1.4A 01: 2.1A 10: 2.5A 11: 2.9A 01 B3 B2 TORCH\_EN\_MASK Enable of TORCH\_EN logic input 0: TORCH\_EN logic input disabled 1: TORCH\_EN logic input enabled 1 B1 | IND\_SEL Select operation of single-wire current regulator 0: Do not use 1: Set to indicator function 0 B0 LSB VSEL\_STB Voltage selection for FLASH\_STB input 0: 1.2V IO 1: 1.8V IO 1

## <span id="page-39-0"></span>**Table 5. LOW\_VOLTAGE**

This register contains control information for the low input voltage function.



**SPECIAL FEATURES** —



### **Table 6. FLASH\_TMR\_CNTL**

This register contains control information for the flash timer.



### **SPECIAL FEATURES** —



## <span id="page-40-0"></span>**Table 7. FLED\_EN**

This register contains control information for the TX\_MASK and mode of operation.



### <span id="page-41-0"></span>**Table 8. STATUS**

This register contains the status of the MAX77342.





## <span id="page-42-0"></span>**Table 9. 1W\_STAT**

This register contains the status for 1WIRE.



### **Table 10. 1W\_IND\_CNTL**

This register contains the byte to be written in indicator mode for single-wire interface.



**BIT NAME DESCRIPTION DEFAULT VALUE** B7 MSB Reserved 0 B6 — Reserved 0 B5  $\qquad \qquad -$  Reserved the contract of the contra B4 B3 IND\_CUR[3:0] **Indicator current for IND\_SEL = 0 (single-wire current) (mA)**  000 0000 1 B2 0001 2 **… …**  $1010$  11 B1 1011 12  $1100$  13 1101 14 B0 LSB 1110 15 1111 | 16

### <span id="page-43-0"></span>**Table 11. DCDC\_SS**

This register contains control information for the DC-DC converter.



### **SPECIAL FEATURES** —



### **Table 12. DCDC\_OUT**

This register contains control information about the actual regulation output voltage for the DC-DC converter during adaptive regulation.



### **SPECIAL FEATURES** —



## <span id="page-44-0"></span>**Table 13. DCDC\_OUT\_MAX**

This register contains control information about the actual maximum output voltage for the DC-DC converter during adaptive regulation.





### **Table 14. COUT\_DET**

This register contains control information about COUT\_DET.



**SPECIAL FEATURES** —





## <span id="page-45-0"></span>**Table 15. Maximum Output Current Capability of DC-DC Step-Up Converter**   $(L = 1\mu H, V_{OUT} = 4.2V, f_{SW} = 4MHz)$

## **Table 16. Maximum Output Current Capability of DC-DC Step-Up Converter**   $(L = 1\mu H, V_{IN} = 2.7V, f_{SW} = 4MHz)$



## **Applications Information**

### **Inductor Selection**

The device is designed to use a  $1\mu$ H inductor. To prevent core saturation, ensure that the inductor-saturation current rating exceeds the peak inductor current for the application. Calculate the worst-case peak inductor current with the following formula:

> $\text{PEAK} = \frac{\text{VOUT}}{0.9 \times \text{V}_{\text{IN(MIN)}}} + \frac{\text{VIN(MIN)}}{2 \times \pi \times \text{L} \times \text{f}_{\text{SW}}},$  $I_{\text{PEAK}} = \frac{V_{\text{OUT}} \times I_{\text{OUT}(MAX)}}{0.9 \times V_{\text{IN(MIN)}}} + \frac{V_{\text{IN(MIN)}}}{2 \times \pi \times L \times f_{\text{S}}}$  $=\frac{V_{OUT} \times I_{OUT(MAX)}}{0.9 \times V_{IN(MIN)}} + \frac{V_{IN(MII)}}{2 \times \pi \times L \times}$

If the saturation current in the inductor is lower than the peak current of the application, the effective inductance starts to reduce, resulting in increased ripple current. Since the ripple current also affects the output voltage ripple, this impacts the performance of the device. The key area impacted is the output ripple current of the FLED output.

Table 17 shows a list of recommended inductors for the device; the final choice of the inductor is dependent on the operating condition of the application.

### **Input Capacitor Selection**

The input capacitor required consists of two capacitors; one capacitor for decoupling the input to IN, the other is for decoupling the inductor to reduce input ripple.

The input capacitor is a 100nF ceramic capacitor. This capacitor is required to ensure a low-noise input to IN.

## <span id="page-46-0"></span>MAX77342 1.6A Adaptive DC-DC Step-Up Converter with High-Side Flash Driver

This is critical for operation of functions like low voltage detection and current accuracy.

The input capacitor for the inductor is required to support the ripple current from the DC-DC converter switching. The input capacitor needs to be a 10uF or larger ceramic capacitor.

### **Output Capacitor Selection**

The output capacitor is one of the critical items in determining the output ripple current of the FLED output. The output ripple is generated from the voltage ripple existing on the OUT, due to DC-DC step-up converter switching. The output ripple consists of two main components: the ESR of the output capacitor and the  $\Delta V$  across the output capacitor caused by the charge and discharge cycle.

The choice of output capacitor is critical for the ripple current. To ensure low output ripple current two actions can be taken:

- 1) Select an output capacitor with a low ESR.
- 2) In PCB layout, careful routing between IC and output capacitor can reduce ripple current.

The recommended output capacitance is  $2 \times 10 \mu F$  with a low ESR  $(2 \times 10 \mu F)$  is recommended as opposed to 1 x  $22\mu$ F so a lower ESR is achieved and to ensure low output ripple). Increasing the output capacitance reduces the output ripple current of the FLED output.



## **Table 17. Suggested Inductor**

## **Table 18. Suggested Output Capacitors**



### <span id="page-47-0"></span>**PCB Layout**

Layout is critical for the performance of the device. Proper layout ensures good thermal conditions for the IC as well as minimizing EMI disturbances.

Bypass IN to ground with a ceramic capacitor. Ceramic capacitors with X5R and X7R dielectrics are recommended for their low ESR and tighter tolerances over a wide temperature range. Place the capacitor as close as possible to the IC. The recommended minimum value for the input capacitor is 100nF placed near the IC with an additional capacitor of 10µF to PGND near the inductor; however, larger value capacitors can be used to reduce input ripple at the expense of size and higher cost.

Bypass OUT to PGND with a ceramic capacitor. Ceramic capacitors with X5R and X7R dielectrics are recommended for their low ESR and tighter tolerances over a wide temperature range. Place the capacitor as close as possible to the IC. The recommended minimum value for the output capacitor is  $4\mu$ F (derated; value at DC bias equal to  $V_{\text{OUT}}$ ); however, larger value capacitors can be used to reduce output ripple at the expense of size and

higher cost. To achieve low ripple current  $(15mA_{P-P})$  use 2 x 10µF ceramic capacitors. Connect the IN FLED as close as possible to the output capacitor, to achieve the lower output current ripple, IN FLED and OUT must be kelvin connected to the output capacitor. Sharing trace between OUT/IN FLED to the output capacitor increases the voltage ripple on the input of the current regulator, hence increases the output ripple current.

Keep the ground loop between the input, output, and the device as short as possible, since this ground plane is carrying the full load current. Keep the connection between the LX and inductor as short as possible. Keep the LX trace away from noise-sensitive traces.

The trace from FLED to the anode of the LED can be longer, but keeping this trace low impedance is critical for the efficiency of the applications as well as getting heat transferred away from the device.

Place as much ground as possible around the device since this enhances the thermal properties of the device. Refer to the layout in the MAX77342 EV kit data sheet.



*Figure 20. Recommended PCB Layout*

## <span id="page-48-1"></span><span id="page-48-0"></span>**Ordering Information**



*+Denotes a lead(Pb)-free/RoHS-compliant package.*

*T = Tape and reel.*

### **Chip Information**

PROCESS: BiCMOS 180nm

## **Package Information**

For the latest package outline information and land patterns (footprints), go to **www.maximintegrated.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.





## <span id="page-49-0"></span>**Revision History**



For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

*Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses*  are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) *shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.*