www.ti.com

## SN74GTL16622A 18-BIT LVTTL-TO-GTL/GTL+ BUS TRANSCEIVER

SCBS673F-AUGUST 1996-REVISED APRIL 2005


#### **FEATURES**

- Member of Texas Instruments Widebus™
  Family
- OEC<sup>™</sup> Circuitry Improves Signal Integrity and Reduces Electromagnetic Interference
- D-Type Flip-Flops With Qualified Storage Enable
- Translates Between GTL/GTL+ Signal Levels and LVTTL Logic Levels
- Supports Mixed-Mode (3.3 V and 5 V) Signal Operation on A-Port and Control Inputs
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors on A Port
- Distributed V<sub>CC</sub> and GND Pins Minimize High-Speed Noise
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

#### DESCRIPTION/ORDERING INFORMATION

The SN74GTL16622A is an 18-bit registered bus transceiver that provides LVTTL-to-GTL/GTL+ and GTL/GTL+-to-LVTTL signal-level translation. This device is partitioned as two separate 9-bit transceivers with individual clock-enable controls and contains D-type flip-flops for temporary storage of data flowing in either direction. This device provides an interface between cards operating at LVTTL logic levels and a backplane operating at GTL/GTL+ signal levels. Higher-speed operation is a direct result of the reduced output swing (<1 V), reduced input threshold levels, and OEC™ circuitry.

#### DGG PACKAGE (TOP VIEW)



The user has the flexibility of using this device at either GTL ( $V_{TT} = 1.2 \text{ V}$  and  $V_{REF} = 0.8 \text{ V}$ ) or the preferred higher noise margin GTL+ ( $V_{TT} = 1.5 \text{ V}$  and  $V_{REF} = 1 \text{ V}$ ) signal levels. GTL+ is the Texas Instruments derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The B port normally operates at GTL or GTL+ signal levels, while the A-port and control inputs are compatible with LVTTL logic levels and are 5-V tolerant.  $V_{REF}$  is the reference input voltage for the B port.

Data flow in each direction is controlled by the output-enable (OEAB and OEBA) and clock (CLKAB and CLKBA) inputs. The clock-enable (CEAB and CEBA) inputs control each 9-bit transceiver independently, which makes the device more versatile.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, OEC are trademarks of Texas Instruments.

## SN74GTL16622A 18-BIT LVTTL-TO-GTL/GTL+ BUS TRANSCEIVER

SCBS673F-AUGUST 1996-REVISED APRIL 2005



### **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

For A-to-B data flow, the device operates on the low-to-high transition of CLKAB if  $\overline{\text{CEAB}}$  is low. When  $\overline{\text{OEAB}}$  is low, the outputs are active. When  $\overline{\text{OEAB}}$  is high, the outputs are in the high-impedance state. Data flow for B to A is similar to that of A to B, but uses  $\overline{\text{OEBA}}$ , CLKBA, and  $\overline{\text{CEBA}}$ .

This device is fully specified for partial-power-down applications using  $I_{\text{off}}$ . The  $I_{\text{off}}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Active bus-hold circuitry holds unused or undriven LVTTL inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### ORDERING INFORMATION

T <sub>A</sub>	PACKA	AGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
-40°C to 85°C	TSSOP - DGG	Tape and reel	SN74GTL16622ADGGR	GTL16622A		

<sup>(1)</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


### **FUNCTION TABLE**(1)

	INP	JTS		OUTPUT	MODE
CEAB	OEAB	CLKAB	Α	В	MODE
Х	Н	Х	Х	Z	Isolation
Н	L	X	Χ	B <sub>0</sub> <sup>(2)</sup>	Latabad storage of A data
Х	L	H or L	Χ	B <sub>0</sub> <sup>(2)</sup>	Latched storage of A data
L	L	<b>↑</b>	L	L	Clasked storage of A data
L	L	$\uparrow$	Н	Н	Clocked storage of A data

- (1) A-to-B data flow is shown. B-to-A data flow is similar, but uses OEBA, CLKBA, and CEBA.
- (2) Output level before the indicated steady-state input conditions are established



## LOGIC DIAGRAM (POSITIVE LOGIC)



## SN74GTL16622A 18-BIT LVTTL-TO-GTL/GTL+ BUS TRANSCEIVER

SCBS673F-AUGUST 1996-REVISED APRIL 2005



## Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	4.6	V
V	Input voltage range (2)	A-port and control inputs	-0.5	6.5	V
VI	input voltage range (-)	B port and V <sub>REF</sub>	-0.5	4.6	V
V	Voltage range applied to any output in the high or power-off state (2)	A port	-0.5	6.5	V
Vo	voltage range applied to any output in the high or power-on state	B port	-0.5	4.6	V
	Current into any autout in the law state	A port		48	mA
IO	Current into any output in the low state	B port		100	IIIA
Io	Current into any A-port output in the high state (3)			48	mA
	Continuous current through each V <sub>CC</sub> or GND			±100	mA
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
$\theta_{JA}$	Package thermal impedance (4)		55	°C/W	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- The current flows only when the output is in the high state and  $V_O > V_{CC}$ . The package thermal impedance is calculated in accordance with JESD 51-7.

# Recommended Operating Conditions (1)(2)(3)(4)

			MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage		3.15	3.3	3.45	V
.,	Tamainatina waltana	GTL	1.14	1.2	1.26	V
V <sub>TT</sub>	Termination voltage	GTL+	1.35	1.5	1.65	V
.,	Defense as valte as	GTL	0.74	0.8	0.87	V
$V_{REF}$	Reference voltage	GTL+	0.87	1	1.1	V
.,	land to the sec	B port			V <sub>TT</sub>	V
VI	Input voltage	Except B port			5.5	V
.,	High level input values	B port	V <sub>REF</sub> + 50 mV	mV		\ /
VIH	/ <sub>IH</sub> High-level input voltage	Except B port	2			V
.,	Lavo laval import valta na	B port		V <sub>REF</sub> – 50 mV	V	
V <sub>IL</sub>	Low-level input voltage	Except B port			0.8	V
I <sub>IK</sub>	Input clamp current				-18	mA
I <sub>OH</sub>	High-level output current	A port			-24	mA
	Laurelaurel autout aumant	A port				A
I <sub>OL</sub>	Low-level output current	B port			50	mA
T <sub>A</sub>	Operating free-air temperature	,	-40		85	°C

<sup>(1)</sup> All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Normal connection sequence is GND first and  $V_{CC}$  = 3.3 V, I/O, control inputs,  $V_{TT}$  and  $V_{REF}$  (any order) last.  $V_{TT}$  and  $R_{TT}$  can be adjusted to accommodate backplane impedances if the dc recommended  $I_{OL}$  ratings are not exceeded.  $V_{REF}$  can be adjusted to optimize noise margins, but normally is two-thirds  $V_{TT}$ .



SCBS673F-AUGUST 1996-REVISED APRIL 2005

#### **Electrical Characteristics**

over recommended operating free-air temperature range for GTL/GTL+ (unless otherwise noted)


	PARAMETER	TEST	MIN	TYP <sup>(1)</sup>	MAX	UNIT	
$V_{IK}$		V <sub>CC</sub> = 3.15 V,	I <sub>I</sub> = -18 mA			-1.2	V
		$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	$I_{OH} = -100 \mu A$	V <sub>CC</sub> - 0.2			
$V_{OH}$	A port	V 2.45 V	$I_{OH} = -12 \text{ mA}$	2.4			V
		$V_{CC} = 3.15 \text{ V}$	$I_{OH} = -24 \text{ mA}$	2			
		$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	I <sub>OL</sub> = 100 μA			0.2	
	A port	V - 2.15 V	I <sub>OL</sub> = 12 mA			0.4	
		$V_{CC} = 3.15 \text{ V}$	I <sub>OL</sub> = 24 mA			0.5	
$V_{OL}$		V <sub>CC</sub> = 3.15 V to 3.45 V,	I <sub>OL</sub> = 100 μA			0.2	V
	Poort		I <sub>OL</sub> = 10 mA			0.2	
	B port	$V_{CC} = 3.15 \text{ V}$	$I_{OL} = 40 \text{ mA}$			0.4	
			$I_{OL} = 50 \text{ mA}$			0.55	
	B port	$V_{CC} = 3.45 \text{ V},$	$V_I = V_{TT}$ or GND			±5	
I	A part and control inputs	V - 2.45 V	$V_I = V_{CC}$ or GND			±5	μΑ
	A-port and control inputs	$V_{CC} = 3.45 \text{ V}$	$V_I = 5.5 \text{ V or GND}$		±20		
I <sub>off</sub>		$V_{CC} = 0$ ,	$V_{1}$ or $V_{0} = 0$ to 5.5 V			100	μΑ
		V <sub>CC</sub> = 3.15 V	V <sub>I</sub> = 0.8 V	75			
$I_{I(hold)}$	A port	VCC = 3.15 V	V <sub>I</sub> = 2 V	-75	<b>-75</b>		
		$V_{CC} = 3.45 V^{(2)},$	V <sub>I</sub> = 0.8 V to 2 V			±500	
$I_{OZ}^{(3)}$	A port	$V_{CC} = 3.45 \text{ V},$	$V_O = V_{CC}$ or GND			±10	μΑ
I <sub>OZH</sub>	B port	$V_{CC} = 3.45 \text{ V},$	$V_0 = 1.5 \text{ V}$			10	μΑ
		$V_{CC} = 3.45 \text{ V},$	Outputs high			60	
$I_{CC}$	A or B port	$I_{\Omega} = 0$	Outputs low			60	mA
		$V_I = V_{CC}$ or GND	Outputs disabled		60		
ΔI <sub>CC</sub> <sup>(4)</sup>		$V_{CC}$ = 3.45 V, A-port or cor One input at $V_{CC}$ – 0.6 V	ntrol inputs at V <sub>CC</sub> or GND,			500	μΑ
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 3.15 V or 0			2.5	3	pF
C	A port	V = 2.15 V or 0		6	8	nE.	
C <sub>io</sub>	B port	$V_0 = 3.15 \text{ V or } 0$			6.5	8.5	pF

All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ . This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

For I/O ports, the parameter  $I_{\text{OZ}}$  includes the input leakage current.

<sup>(4)</sup> This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V<sub>CC</sub> or GND.

## SN74GTL16622A 18-BIT LVTTL-TO-GTL/GTL+ BUS TRANSCEIVER





#### **Timing Requirements**

over recommended ranges of supply voltage and operating free-air temperature for GTL (unless otherwise noted)

			MIN	MAX	UNIT
f <sub>clock</sub>	clock Clock frequency				MHz
t <sub>w</sub>	Pulse duration, CLK high or low		2.5		ns
	Catura time	Data before CLK↑	2.1		
ι <sub>su</sub>	Setup time	<del>CE</del> before CLK↑	3.3		ns
	Hold time	Data after CLK↑	0.3		20
ι <sub>h</sub>	Hold time	CE after CLK↑	0		ns

## **Switching Characteristics**

over recommended ranges of supply voltage and operating free-air temperature for GTL (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP(1) MAX	UNIT	
f <sub>max</sub>			200		MHz	
t <sub>PLH</sub>	CLKAB	В	2.5	5.5	nc	
t <sub>PHL</sub>	CLNAD	Б	2.2	5.5	ns	
t <sub>dis</sub>	<u>OEAB</u>	D	1.7	4.8	20	
t <sub>en</sub>	OEAB	В	2.2	5.2	ns	
Slew rate	Both transition		0.5	V/ns		
t <sub>r</sub>	Transition time, B ou	tputs (0.6 V to 1 V)	0.6	2.2	ns	
t <sub>f</sub>	Transition time, B ou	tputs (1 V to 0.6 V)	0.4	1.5	ns	
t <sub>PLH</sub>	CLKBA	٨	2.1	5.3	ns	
t <sub>PHL</sub>	CLKBA	А	2.1	5		
t <sub>en</sub>	OEBA	٨	1.7	5	20	
t <sub>dis</sub>	OEBA	А	2.3	5.5	ns	

<sup>(1)</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .





SCBS673F-AUGUST 1996-REVISED APRIL 2005

### **Timing Requirements**

over recommended ranges of supply voltage and operating free-air temperature for GTL+ (unless otherwise noted)

			MIN	MAX	UNIT
f <sub>clock</sub>	clock Clock frequency				MHz
t <sub>w</sub>	Pulse duration, CLK high or low		2.5		ns
	Catura time	Data before CLK↑	2.4		
ι <sub>su</sub>	Setup time	<del>CE</del> before CLK↑	3.2		ns
	Hald time	Data after CLK↑	0.2		
t <sub>h</sub>	Hold time	CE after CLK↑	0		ns

## **Switching Characteristics**


over recommended ranges of supply voltage and operating free-air temperature for GTL+ (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP <sup>(1)</sup>	MAX	UNIT
f <sub>max</sub>			200			MHz
t <sub>PLH</sub>	CLKAB	В	2.6	4	5.6	no
t <sub>PHL</sub>	CLNAB	Б	2.3	4	5.7	ns
t <sub>PLH</sub>	<u>OEAB</u>	В	2.4	3.8	5.2	
t <sub>PHL</sub>	OEAB	Б	1.8	3.4	5	ns
Slew rate	Both transition		0.5		V/ns	
t <sub>r</sub>	Transition time, B out	puts (0.6 V to 1.3 V)	1	1.6	2.7	ns
t <sub>f</sub>	Transition time, B out	puts (1.3 V to 0.6 V)	0.5	1.1	3.2	ns
t <sub>PLH</sub>	CLKBA	Δ.	2	3.8	5.3	
t <sub>PHL</sub>	CLKBA	A	1.9	3.6	5	ns
t <sub>en</sub>	OEBA	۸	1.9	3.6	5	20
t <sub>dis</sub>	OEBA	A	2.1	4	5.5	ns

<sup>(1)</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.



#### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_r \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



### PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74GTL16622ADGGR	ACTIVE	TSSOP	DGG	64	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GTL16622A	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

### TAPE AND REEL INFORMATION

#### REEL DIMENSIONS



#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### TAPE AND REEL INFORMATION

#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74GTL16622ADGGR	TSSOP	DGG	64	2000	330.0	24.4	8.4	17.3	1.7	12.0	24.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 14-Jul-2012



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74GTL16622ADGGR	TSSOP	DGG	64	2000	367.0	367.0	45.0

### DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated