

CMOS ASYNCHRONOUS FIFO 2,048 x 9, 4,096 x 9 8,192 x 9, 16,384 x 9 32,768 x 9 and 65,536 x 9

IDT7203 IDT7204 IDT7205 IDT7206 IDT7207 *IDT7208* 

# LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018

# **FEATURES:**

- First-In/First-Out Dual-Port memory
- 2,048 x 9 organization (IDT7203)
- 4,096 x 9 organization (IDT7204)
- 8,192 x 9 organization (IDT7205)
- 16,384 x 9 organization (IDT7206)
- 32,768 x 9 organization (IDT7207)
- 65,636 x 9 organization (IDT7208)
- · High-speed: 12ns access time
- Low power consumption
  - Active: 660mW (max.)
- Power-down: 44mW (max.)
- Asynchronous and simultaneous read and write
- Fully expandable in both word depth and width
- 720x family is pin and functionally compatible from 256 x 9 to 64k x 9
- Status Flags: Empty, Half-Full, Full
- Retransmit capability
- High-performance CMOS technology
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing for #5962-88669 (IDT7203), 5962-89567 (IDT7203), and 5962-89568 (IDT7204) are listed on this function

- Industrial temperature range (-40°C to +85°C) is available (plastic packages only)
- Green parts available, see ordering information

# **DESCRIPTION:**

The IDT7203/7204/7205/7206/7207/7208 are dual-port memory buffers with internal pointers that load and empty data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.


Data is toggled in and out of the device through the use of the Write  $(\overline{W})$  and Read  $(\overline{R})$  pins.

The device's 9-bit width provides a bit for a control or parity at the user's option. It also features a Retransmit  $(\overline{RT})$  capability that allows the read pointer to be reset to its initial position when  $\overline{RT}$  is pulsed LOW. A Half-Full Flag is available in the single device and width expansion modes.

These FIFOs are fabricated using high-speed CMOS technology. They are designed for applications requiring asynchronous and simultaneous read/ writes in multiprocessing, rate buffering and other applications.

Military grade product is manufactured in compliance with MIL-STD-883, Class B.

# FUNCTIONAL BLOCK DIAGRAM




IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.


COMMERCIAL, MILITARY AND INDUSTRIAL TEMPERATURE RANGES

NOVEMBER 2017

DSC-2661/19

# PIN CONFIGURATIONS





**TOP VIEW** 

TOP VIEW

	Reference	Order	Device
Package Type	Identifier	Code	Availability
PLASTIC DIP	P28-1	Р	All devices
PLASTIC THIN DIP	P28-2	TP	All except IDT7207/7208
CERDIP	D28-1	D	All except IDT7208
THIN CERDIP	D28-3	TD	Only for IDT7203/7204/7205
SOIC	SO28-3	SO	Only for IDT7204

PackageType	Reference Identifier	Order Code	Device Availability
PLCC	J32-1	J	All devices
LCC <sup>(1)</sup>	L32-1	L	All except IDT7208

## NOTE:

1. This package is only available in the military temperature range.

# ABSOLUTE MAXIMUM RATINGS

Symbol	Rating	Com'l & Ind'l	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TSTG	Storage Temperature	-55 to + 125	-65 to +155	°C
IOUT	DC Output +Current	-50 to +50	-50 to +50	mA

#### NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage Commercial/Industrial/Military	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	٧
VIH <sup>(1)</sup>	Input High Voltage Commercial/Industrial	2.0	1	1	٧
VIH <sup>(1)</sup>	Input High Voltage Military	2.2	_	_	V
VIL <sup>(2)</sup>	Input Low Voltage Commercial/Industrial/Military	_	1	0.8	>
TA	Operating Temperature Commercial	0		70	°C
TA	Operating Temperature Industrial	-40	_	85	°C
TA	Operating Temperature Military	-55	_	125	°C

- 1. For  $\overline{RT}/\overline{RS}/\overline{XI}$  input, VIH = 2.6V (commercial). For  $\overline{RT}/\overline{RS}/\overline{XI}$  input, VIH = 2.6V (military).
- 2. 1.5V undershoots are allowed for 10ns once per cycle.

# DC ELECTRICAL CHARACTERISTICS

(Commercial:  $VCC = 5V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Industrial:  $VCC = 5V \pm 10\%$ ,  $TA = -40^{\circ}C$  to  $+85^{\circ}C$ ; Military:  $VCC = 5V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

			IDT7203 <sup>(1)</sup> IDT7204 <sup>(1)</sup> Percial and Industry, 15, 20, 25, 35		IDT7203 IDT7204 Military <sup>(3)</sup> ta = 20, 30, 40 ns			
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
ILI <sup>(6)</sup>	Input Leakage Current (Any Input)	-1	_	1	-1	_	1	μΑ
ILO <sup>(7)</sup>	Output Leakage Current	-10	_	10	-10	_	10	μΑ
Vон	Output Logic "1" Voltage IOH = -2mA	2.4	_	_	2.4	_		V
VoL	Output Logic "0" Voltage IoL = 8mA	_	_	0.4	_	_	0.4	V
ICC1 <sup>(8,9,10)</sup>	Active Power Supply Current	_	_	120	_	_	150	mA
ICC2 <sup>(8,10,11)</sup>	Standby Current ( $\overline{R}=\overline{W}=\overline{RS}=\overline{FL}/\overline{RT}=VIH$ )	_	_	12	_	_	25	mA
ICC3 <sup>(8,10,12)</sup>	Power Down Current	_	_	2	_	_	4	mA
			IDT7205 <sup>(1)</sup> IDT7206 <sup>(2,4)</sup> IDT7207 <sup>(2,4)</sup> IDT7208 <sup>(2,5)</sup> nercial and Ind 2, 15, 20, 25, 35			IDT7205 IDT7206 IDT7207 Military tA = 20, 30 n:	s	
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
ILI <sup>(6)</sup>	Input Leakage Current (Any Input)	-1	_	1	-1	_	1	μΑ
ILO <sup>(7)</sup>	Output Leakage Current	-10	_	10	-10	_	10	μΑ
Vон	Output Logic "1" Voltage IOH = -2mA	2.4	_	_	2.4	_	_	٧
Vol	Output Logic "0" Voltage IoL = 8mA	_	_	0.4	_	_	0.4	٧
ICC1 <sup>(8,9,10)</sup>	Active Power Supply Current	_	_	120	_	_	150	mA
ICC2 <sup>(8,10,11)</sup>	Standby Current ( $\overline{RS} = \overline{FL} / \overline{RT} = VIH$ )	_	_	12	_	_	25	mA
ICC3 <sup>(8,10,12)</sup>	Power Down Current	_	_	8	_	_	12	mA

#### **NOTES**

- Industrial temperature range product for 15ns and 25ns speed grades are available as a standard device.
- Industrial temperature range product for 25ns speed grade only is available as a standard device. All other speed grades are available by special order.
- 3. Military temperature range product for the 40ns is only available for 7203.
- 4. Commercial temperature range product for the 12ns not available.
- 5. Commercial temperature range product for the 12ns, 15ns and 50ns not available.
- 6. Measurements with  $0.4 \le V_{IN} \le V_{CC}$ .
- 7.  $\overline{R} \ge V_{IH}$ ,  $0.4 \le V_{OUT} \le V_{CC}$ .
- 8. Tested with outputs open (IOUT = 0).
- 9.  $\overline{R}$  and  $\overline{W}$  toggle at 20 MHz and data inputs switch at 10 MHz.
- 10. Icc measurements are made with outputs open.
- 11. All Inputs = Vcc 0.2V or GND + 0.2V, except  $\overline{R}$  and  $\overline{W}$ , which toggle at 20MHz.
- 12. All Inputs = Vcc 0.2V or GND + 0.2V, except  $\overline{R}$  and  $\overline{W}$  = Vcc -0.2V.

# AC TEST CONDITIONS

ACT LOT COMBITTE	2110
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

# **CAPACITANCE**(1) (TA = +25°C, f = 1.0 MHz)

<u> </u>	(	120 0,1 110 1111 11	-/	
Symbol	Parameter	Condition	Max.	Unit
CIN <sup>(1)</sup>	Input Capacitance	VIN = 0V	10	pF
Cout <sup>(1,2)</sup>	Output Capacitance	Vout = 0V	10	рF

- 1. This parameter is sampled and not 100% tested.
- 2. With output deselected.




Figure 1. Output Load
\*Includes jig and scope capacitances.

# AC ELECTRICAL CHARACTERISTICS(1)

(Commercial:  $Vcc = 5V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Industrial:  $Vcc = 5V \pm 10\%$ ,  $TA = -40^{\circ}C$  to  $+85^{\circ}C$ ; Military:  $Vcc = 5V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

(Oommerc	ial: VCC = 5V ± 10%, TA = 0°C to +/0							<del></del>		<del> </del>		T 123 0
			nercial		& Ind'l		Military	Commercial IDT7208L20			& Ind'l	<del>                                     </del>
			IDT7203L12 IDT7204L12		03L15 <sup>(2)</sup> 04L15 <sup>(2)</sup>	1	03L20 04L20	ן וטו	2U8L2U	IDT7203L25 <sup>(2)</sup> IDT7204L25 <sup>(2)</sup>		
			204L12 205L12		05L15 <sup>(2)</sup>		04L20				05L25 <sup>(2)</sup>	
			-00L1Z		206L15		06L20				06L25 <sup>(3)</sup>	
					207L15	1	07L20			1	07L25 <sup>(3)</sup>	
											08L25 <sup>(3)</sup>	
Symbol	Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Shift Frequency	_	50	_	40	_	33.3	_	33.3	_	28.5	MHz
tRC	Read Cycle Time	20	_	25	_	30	_	30	_	35	_	ns
tA	Access Time	_	12	_	15	_	20	_	20	_	25	ns
trr	Read Recovery Time	8	_	10	_	10	_	10	_	10	_	ns
trpw	Read Pulse Width <sup>(4)</sup>	12	_	15	_	20	_	20	_	25	_	ns
trlz	Read LOW to Data Bus LOW <sup>(5)</sup>	3		5	_	5	_	5	_	5	_	ns
twLz	Write HIGH to Data Bus Low-Z(5,6)	3		5	_	5	_	5	_	5	_	ns
tov	Data Valid from Read HIGH	5		5	_	5	_	5		5	_	ns
trhz	Read HIGH to Data Bus High-Z <sup>(5)</sup>	_	12	_	15	_	15	_	15	_	18	ns
twc	Write Cycle Time	20		25	_	30	_	30	_	35	_	ns
twpw	Write Pulse Width <sup>(4)</sup>	12		15	_	20	_	20	_	25	_	ns
twr	Write Recovery Time	8	_	10	_	10	_	10	_	10	_	ns
tos	Data Set-up Time	9	_	11	_	12	_	12	_	15	_	ns
toH	Data Hold Time	0		0	_	0	_	0	_	0	_	ns
trsc	Reset Cycle Time	20		25	_	30	_	30	_	35	_	ns
trs	Reset Pulse Width <sup>(4)</sup>	12		15	_	20	_	20	_	25	_	ns
trss	ResetSet-upTime <sup>(5)</sup>	12	-	15	_	20	_	20	_	25	_	ns
trtr	Reset Recovery Time	8	_	10	_	10	_	10	_	10	_	ns
trtc	Retransmit Cycle Time	20		25	_	30	_	30	_	35	_	ns
trt	Retransmit Pulse Width <sup>(4)</sup>	12	_	15	_	20	_	20	_	25	_	ns
trts	Retransmit Set-up Time(5)	12	_	15	_	20	_	20	_	25	_	ns
trtr	Retransmit Recovery Time	8		10	_	10	_	10	_	10	_	ns
tefl	Reset to EF LOW	_	12	_	25	_	30	_	30	_	35	ns
tHFH, tFFH	Reset to HF and FF HIGH	_	17	_	25	_	30	_	30	_	35	ns
trtf	Retransmit LOW to Flags Valid	_	20	_	25		30	_	30	_	35	ns
tref	Read LOW to EF LOW	_	12	_	15	_	20	_	20	_	25	ns
trff	Read HIGH to FF HIGH	_	14	_	15	_	20	_	20	_	25	ns
trpe	Read Pulse Width after EF HIGH	12	_	15	_	20	_	20		25	_	ns
twer	Write HIGH to EF HIGH		12		15		20		20		25	ns
twff	Write LOW to FF LOW	_	14	_	15		20	_	20	_	25	ns
twhF	Write LOW to HF Flag LOW	_	17		25		30	_	30		35	ns
trhf	Read HIGH to HF Flag HIGH		17		25		30		30		35	ns
twpF	Write Pulse Width after FF HIGH	12	_	15	_	20	_	20	_	25	_	ns
txoL	Read/Write LOW to $\overline{\text{XO}}$ LOW	_	12		15		20	_	20		25	ns
tхон	Read/Write HIGH to XO HIGH	_	12	_	15		20	_	20	_	25	ns
txı	XI Pulse Width <sup>(4)</sup>	12	_	15	_	20	_	20	_	25	_	ns
txir	XI Recovery Time	8		10	_	10	_	10		10	_	ns
txis	XI Set-up Time	8		10	_	10	_	10	_	10	_	ns

- 1. Timings referenced as in AC Test Conditions.
- 2. Industrial temperature range product for 15ns and 25ns speed grades are available as a standard device.
- 3. Industrial temperature range product for 25ns speed grade only is available as a standard device. All other speed grades are available by special order.
- 4. Pulse widths less than minimum are not allowed.
- 5. Values guaranteed by design, not currently tested.
- 6. Only applies to read data flow-through mode.

# AC ELECTRICAL CHARACTERISTICS(1) (CONTINUED)

 $(Commercial: Vcc = 5V \pm 10\%, TA = 0^{\circ}C \ to + 70^{\circ}C; Industrial: \ Vcc = 5V \pm 10\%, TA = -40^{\circ}C \ to + 85^{\circ}C; Military: Vcc = 5V \pm 10\%, TA = -55^{\circ}C \ to + 125^{\circ}C)$ 

(0011111010	a : $VCC = 5V \pm 10\%$ , $IA = 0^{\circ}C$ to $+70$			Comm		T T	-	1	nercial	1
		Military IDT7203L30		<del>                                     </del>	nercial 03L35	Military IDT7203L40			nercial 03L50	<del> </del>
			203L30 204L30		IDT7204L35		ID17200L40		IDT7204L50	
			205L30	I	05L35				05L50	
		I	206L30		06L35				06L50	
		IDT7	207L30	IDT72	07L35			IDT72	:07L50	
				IDT72	08L35				_	
Symbol	Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Shift Frequency	_	25	_	22.22	_	20	_	15	MHz
tRC	Read Cycle Time	40	_	45	_	50	_	65		ns
tA	Access Time	_	30	_	35	_	40	_	50	ns
trr	Read Recovery Time	10	_	10		10	_	15		ns
trpw	Read Pulse Width <sup>(2)</sup>	30	_	35	_	40	_	50		ns
trlz	Read LOW to Data Bus LOW <sup>(3)</sup>	5	_	5	_	5	_	10		ns
twLz	Write HIGH to Data Bus Low-Z(3,4)	5		10		10		15		ns
tov	Data Valid from Read HIGH	5	_	5	_	5	_	5		ns
tRHZ	Read HIGH to Data Bus High-Z(3)	_	20	_	20	_	25	_	30	ns
twc	Write Cycle Time	40		45		50	_	65		ns
twpw	Write Pulse Width <sup>(2)</sup>	30	_	35		40	_	50		ns
twr	Write Recovery Time	10	_	10	_	10	_	15		ns
tos	Data Set-up Time	18	_	18	_	20	_	30		ns
tDH	Data Hold Time	0		0		0	_	5		ns
trsc	Reset Cycle Time	40	_	45	_	50	_	65		ns
trs	Reset Pulse Width <sup>(2)</sup>	30	_	35	_	40	_	50		ns
trss	Reset Set-up Time <sup>(3)</sup>	30		35		40	_	50		ns
trtr	Reset Recovery Time	10	_	10	_	10	_	15	_	ns
trtc	Retransmit Cycle Time	40	_	45	_	50	_	65		ns
trt	Retransmit Pulse Width <sup>(2)</sup>	30	_	35	_	40	_	50	_	ns
trts	Retransmit Set-up Time(3)	30	_	35	_	40	_	50	_	ns
trtr	Retransmit Recovery Time	10	_	10	_	10	_	15	_	ns
tefl	Reset to EF LOW	_	40	_	45	_	50	_	65	ns
tHFH, tFFH	Reset to HF and FF HIGH	_	40	_	45	_	50	_	65	ns
trtf	Retransmit LOW to Flags Valid	_	40	_	45	_	50	_	65	ns
tref	Read LOW to EF LOW	_	30	_	30	_	35	_	45	ns
trff	Read HIGH to FF HIGH	_	30	_	30	_	35	_	45	ns
trpe	Read Pulse Width after EF HIGH	30	_	35	_	40	_	50	_	ns
tweF	Write HIGH to EF HIGH	_	30	_	30	_	35	_	45	ns
twff	Write LOW to FF LOW	_	30	_	30	_	35	_	45	ns
twhF	Write LOW to HF Flag LOW	_	40	_	45	_	50	_	65	ns
trhf	Read HIGH to HF Flag HIGH	_	40	_	45	_	50	_	65	ns
twpf	Write Pulse Width after FF HIGH	30	_	35	_	40	_	50	_	ns
txoL	Read/Write LOW to $\overline{\text{XO}}$ LOW	_	30	_	35	_	40	_	50	ns
txoн	Read/Write HIGH to $\overline{\text{XO}}$ HIGH		30		35		40		50	ns
txı	XI Pulse Width <sup>(2)</sup>	30	_	35	_	40	_	50	_	ns
txir	XI Recovery Time	10	_	10	_	10	_	10	_	ns
txis	XI Set-up Time	10	_	15	_	15	_	15	_	ns

- 1. Timings referenced as in AC Test Conditions.
- 2. Pulse widths less than minimum are not allowed.
- Values guaranteed by design, not currently tested.
- 4. Only applies to read data flow-through mode.

# SIGNAL DESCRIPTIONS

## **INPUTS:**

DATA IN (D0-D8) — Data inputs for 9-bit wide data.

## **CONTROLS:**

RESET ( $\overline{RS}$ ) — Reset is accomplished whenever the Reset ( $\overline{RS}$ ) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power-up before a write operation can take place. Both the Read Enable ( $\overline{R}$ ) and Write Enable ( $\overline{W}$ ) inputs must be in the HIGH state during the window shown in Figure 2 (i.e. tRSS before the rising edge of  $\overline{RS}$ ) and should not change until transfer the rising edge of  $\overline{RS}$ .

WRITE ENABLE ( $\overline{W}$ ) —A write cycle is initiated on the falling edge of this input if the Full Flag ( $\overline{FF}$ ) is not set. Data set-up and hold times must be adhered to, with respect to the rising edge of the Write Enable ( $\overline{W}$ ). Data is stored in the RAM array sequentially and independently of any on-going read operation.

After half of the memory is filled, and at the falling edge of the next write operation, the Half-Full Flag ( $\overline{HF}$ ) will be set to LOW, and will remain set until the difference between the write pointer and read pointer is less-than or equal to one-half of the total memory of the device. The Half-Full Flag ( $\overline{HF}$ ) is then reset by the rising edge of the read operation.

To prevent data overflow, the Full Flag ( $\overline{FF}$ ) will go LOW on the falling edge of the last write signal, which inhibits further write operations. Upon the completion of a valid read operation, the Full Flag ( $\overline{FF}$ ) will go HIGH after treff, allowing a new valid write to begin. When the FIFO is full, the internal write pointer is blocked from  $\overline{W}$ , so external changes in  $\overline{W}$  will not affect the FIFO when it is full.

READ ENABLE (\$\overline{R}\$) —A read cycle is initiated on the falling edge of the Read Enable (\$\overline{R}\$), provided the Empty Flag (\$\overline{EF}\$) is not set. The data is accessed on a First-In/First-Outbasis, independent of any ongoing write operations. After Read Enable (\$\overline{R}\$) goes HIGH, the Data Outputs (Qo through Qs) will return to a high-impedance condition until the next Read operation. When all the data has been read from the FIFO, the Empty Flag (\$\overline{EF}\$) will go LOW, allowing the "final" read cycle but inhibiting further read operations, with the data outputs remaining in a high-impedance state. Once a valid write operation has been accomplished, the Empty Flag (\$\overline{EF}\$) will go HIGH after twef and a valid Read can then begin. When the FIFO is empty, the internal read pointer is blocked from \$\overline{R}\$ so external changes will not affect the FIFO when it is empty.

FIRST LOAD/RETRANSMIT ( $\overline{FL/RT}$ ) — This is a dual-purpose input. In the Depth Expansion Mode, this pin is grounded to indicate that it is the first device

loaded (see Operating Modes). The Single Device Mode is initiated by grounding the Expansion In  $(\overline{XI})$ .

The IDT7203/7204/7205/7206/7207/7208 can be made to retransmit data when the Retransmit Enable Control  $(\overline{RT})$  input is pulsed LOW. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. The status of the Flags will change depending on the relative locations of the read and write pointers. Read Enable  $(\overline{R})$  and Write Enable  $(\overline{W})$  must be in the HIGH state during retransmit. This feature is useful when less than 2,048/4,096/8,192/16,384/32,768/65,536 writes are performed between resets. The retransmit feature is not compatible with the Depth Expansion Mode.

$$\label{eq:expansion} \begin{split} & \text{EXPANSIONIN}(\overline{\boldsymbol{X}}\overline{\boldsymbol{I}}) - \text{This input is a dual-purpose pin. Expansion In}(\overline{\boldsymbol{X}}\overline{\boldsymbol{I}}) \\ & \text{is grounded to indicate an operation in the single device mode. Expansion In}(\overline{\boldsymbol{X}}\overline{\boldsymbol{I}}) \\ & \text{is connected to Expansion Out}(\overline{\boldsymbol{X}}\overline{\boldsymbol{O}}) \\ & \text{of the previous device in the Depth Expansion or Daisy-Chain Mode.} \end{split}$$

# **OUTPUTS:**

FULL FLAG ( $\overline{FF}$ ) — The Full Flag ( $\overline{FF}$ ) will go LOW, inhibiting further write operations, when the device is full. If the read pointer is not moved after Reset ( $\overline{RS}$ ), the Full Flag ( $\overline{FF}$ ) will go LOW after 2,048/4,096/8,192/16,384/32,768/65,536 writes.


 $\label{eq:emptyFlag} EMPTYFLAG(\overline{\textbf{EF}}) - The \ Empty \ Flag(\overline{\textbf{EF}}) \ will \ go \ LOW, inhibiting \ further read operations, when the read pointer is equal to the write pointer, indicating that the device is empty.$ 

EXPANSION OUT/HALF-FULL FLAG ( $\overline{\textbf{XO}}/\overline{\textbf{HF}}$ )—This is a dual-purpose output. In the single device mode, when Expansion In ( $\overline{\textbf{XI}}$ ) is grounded, this output acts as an indication of a half-full memory.

After half of the memory is filled, and at the falling edge of the next write operation, the Half-Full Flag  $(\overline{HF})$  will be set to LOW and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag  $(\overline{HF})$  is then reset by the rising edge of the read operation.

In the Depth Expansion Mode, Expansion In  $(\overline{XI})$  is connected to Expansion Out  $(\overline{XO})$  of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory. There will be an  $\overline{XO}$  pulse when the Write pointer reaches the last location of memory, and an additional  $\overline{XO}$  pulse when the Read pointer reaches the last location of memory.

DATA OUTPUTS (Q0-Q8) — Q0-Q8 are data outputs for 9-bit wide data. These outputs are in a high-impedance condition whenever Read  $(\overline{R})$  is in a HIGH state.



NOTE:

1.  $\overline{W}$  and  $\overline{R}$  = VIH around the rising edge of  $\overline{RS}$ .

Figure 2. Reset




Figure 3. Asynchronous Write and Read Operation




Figure 4. Full Flag Timing From Last Write to First Read





Figure 5. Empty Flag Timing From Last Read to First Write



NOTE: 1.  $\overline{\text{EF}}$ ,  $\overline{\text{FF}}$  and  $\overline{\text{HF}}$  may change status during Retransmit, but flags will be valid at trace.

Figure 6. Retransmit




Figure 7. Minimum Timing for an Empty Flag Coincident Read Pulse.






Figure 8. Minimum Timing for a Full Flag Coincident Write Pulse.








Figure 11. Expansion In

# **OPERATING MODES:**

Care must be taken to assure that the appropriate flag is monitored by each system (i.e.  $\overline{FF}$  is monitored on the device where  $\overline{W}$  is used;  $\overline{EF}$  is monitored on the device where  $\overline{R}$  is used). For additional information on the IDT7203/7204/7205/7206/7207, refer to Tech Note 8: Operating FIFOs on Full and Empty Boundary Conditions and Tech Note 6: Designing with FIFOs.

#### Single Device Mode

A single IDT7203/7204/7205/7206/7207/7208 may be used when the application requirements are for 2,048/4,096/8,192/16,384/32,768/65,536 words or less. These FIFOs are in a Single Device Configuration when the Expansion In  $(\overline{XI})$  control input is grounded (see Figure 12).

## Depth Expansion

These FIFOs can easily be adapted to applications when the requirements are for greater than 2,048/4,096/8,192/16,384/32,768/65,536 words. Figure 14 demonstrates Depth Expansion using three IDT7203/7204/7205/7206/7207/7208s. Any depth can be attained by adding additional IDT7203/

 $7204/7205/7206/7207/7208s.\ These \ devices \ operate in the \ Depth \ Expansion \ mode \ when the following \ conditions \ are \ met:$ 

- 1. The first device must be designated by grounding the First Load  $(\overline{FL})$  control input.
- 2. All other devices must have  $\overline{FL}$  in the HIGH state.
- 3. The Expansion Out  $(\overline{XO})$  pin of each device must be tied to the Expansion In  $(\overline{XI})$  pin of the next device. See Figure 14.
- 4. External logic is needed to generate a composite Full Flag (FF) and Empty Flag (EF). This requires the ORing of all EFs and ORing of all FFs (i.e. all must be set to generate the correct composite FF or EF). See Figure 14.
- 5. The Retransmit ( $\overline{RT}$ ) function and Half-Full Flag ( $\overline{HF}$ ) are not available in the Depth Expansion Mode.

For additional information on the IDT7203/7204/7205/7206/7207, refer to Tech Note 9: *Cascading FIFOs or FIFO Modules*.

2661 drw15

# **USAGE MODES:**

## Width Expansion

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags ( $\overline{EF}$ ,  $\overline{FF}$  and  $\overline{HF}$ ) can be detected from any one device. Figure 13 demonstrates an 18-bit word width by using two IDT7203/7204/7205/7206/7207/7208s. Any word width can be attained by adding additional IDT7203/7204/7205/7206/7207/7208s (Figure 13).

#### Bidirectional Operation

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT7203/7204/7205/7206/7207/7208s as shown in Figure 16. Both Depth Expansion and Width Expansion may be used in this mode.

## Data Flow-Through

Two types of flow-through modes are permitted, a read flow-through and write flow-through mode. For the read flow-through mode (Figure 17), the

FIFO permits a reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in (twef + ta) ns after the rising edge of  $\overline{W}$ , called the first write edge, and it remains on the bus until the  $\overline{R}$  line is raised from LOW-to-HIGH, after which the bus would go into a three-state mode after traz ns. The  $\overline{EF}$  line would have a pulse showing temporary deassertion and then would be asserted.

In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The  $\overline{R}$  line causes the  $\overline{FF}$  to be deasserted but the  $\overline{W}$  line being LOW causes it to be asserted again in anticipation of a new data word. On the rising edge of  $\overline{W}$ , the new word is loaded in the FIFO. The  $\overline{W}$  line must be toggled when  $\overline{FF}$  is not asserted to write new data in the FIFO and to increment the write pointer.

## Compound Expansion

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 15).





Figure 12. Block Diagram of 2,048 x 9, 4,096 x 9, 8,192 x 9, 16,384 x 9, 32,768 x 9, 65,536 x 9 FIFO Used in Single Device Mode



NOTE:

1. Flag detection is accomplished by monitoring the FF, EF and HF signals on either (any) device used in the width expansion configuration.

Figure 13. Block Diagram of 2,048 x 18, 4,096 x 18, 8,192 x 18, 16,384 x 18, 32,768 x 18, 65,536 x 18 FIFO Memory Used in Width Expansion Mode

Do not connect any output signals together.

# TRUTH TABLES

# TABLE 1 - RESET AND RETRANSMIT

## SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

	Inputs			Interna	Internal Status		Outputs		
Mode	RS	FL/RT	Χī	Read Pointer	Write Pointer	ĒĒ	FF	HF	
Reset	0	Х	0	Location Zero	LocationZero	0	1	1	
Retransmit	1	0	0	Location Zero	Unchanged	Х	Х	Х	
Read/Write	1	1	0	Increment <sup>(1)</sup>	Increment <sup>(1)</sup>	Х	Х	Х	

#### NOTE:

# TABLE 2 - RESET AND FIRST LOAD

#### DEPTH EXPANSION/COMPOUND EXPANSION MODE

	Inputs Internal Status		Out	puts			
Mode	RS	FL/RT	ΧĪ	Read Pointer	Write Pointer	ĒĒ	FF
Reset First Device	0	0	(1)	Location Zero	LocationZero	0	1
Reset All Other Devices	0	1	(1)	Location Zero	LocationZero	0	1
Read/Write	1	Х	(1)	Х	X	Х	Х

- 1.  $\overline{\text{XI}}$  is connected to  $\overline{\text{XO}}$  of previous device. See Figure 14.
- 2.  $\overline{RS}$  = Reset Input,  $\overline{FL/RT}$  = First Load/Retransmit,  $\overline{EF}$  = Empty Flag Output,  $\overline{FF}$  = Full Flag Output,  $\overline{XI}$  = Expansion Input,  $\overline{HF}$  = Half-Full Flag Output





Figure 14. Block Diagram of 6,144 x 9, 12,288 x 9, 24,576 x 9, 49,152 x 9, 98,304 x 9, 196,608 x 9 FIFO Memory (Depth Expansion)

<sup>1.</sup> Pointer will Increment if flag is HIGH.



- 1. For depth expansion block see section on Depth Expansion and Figure 14.
- 2. For Flag detection see section on Width Expansion and Figure 13..

Figure 15. Compound FIFO Expansion




Figure 16. Bidirectional FIFO Operation




Figure 17. Read Data Flow-Through Mode





Figure 18. Write Data Flow-Through Mode

# ORDERING INFORMATION



- 1. Industrial temperature range product for 15ns and 25ns speed grades are available as a standard device for IDT7203/7204/7205, and 25ns speed grade only is available as a standard device for IDT7206/7207/7208. All other speed grades are available by special order.
- 2. The LCC is only available in the military temperature range.
- 3. The IDT7208 is only available in commercial speed grades of 20, 25 and 35 ns.
- Green parts are available. For specific speeds and packages contact your local sales office.
   LEAD FINISH (SnPb) parts are in EOL process. Product Discontinuation Notice PDN# SP-17-02
- 5. For "P", Plastic Dip, when ordering green package, the suffix is "PDG".

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

## **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

# **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/