SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

- **High-Performance Floating-Point Digital Signal Processor (DSP):**
	- **-- TMS320VC33-150**
		- **-- 13-ns Instruction Cycle Time**
		- **-- 150 Million Floating-Point Operations Per Second (MFLOPS)**
		- **-- 75 Million Instructions Per Second (MIPS)**
	- **-- TMS320VC33-120**
		- **-- 17-ns Instruction Cycle Time**
		- **-- 120 MFLOPS**
		- **-- 60 MIPS**
- 34K × 32-Bit (1.1-Mbit) On-Chip Words of **Dual-Access Static Random-Access Memory (SRAM) Configured in 2** × **16K Plus 2** × **1K Blocks to Improve Internal Performance**
- x5 Phase-Locked Loop (PLL) Clock **Generator**
- D **Very Low Power: < 200 mW @ 150 MFLOPS**
- **32-Bit High-Performance CPU**
- D **16-/32-Bit Integer and 32-/40-Bit Floating-Point Operations**
- \bullet Four Internally Decoded Page Strobes to **Simplify Interface to I/O and Memory Devices**
- D **Boot-Program Loader**
- **EDGEMODE Selectable External Interrupts**
- D **32-Bit Instruction Word, 24-Bit Addresses**
- D **Eight Extended-Precision Registers**
- **On-Chip Memory-Mapped Peripherals:**
	- **-- One Serial Port**
	- **-- Two 32-Bit Timers**
	- **-- Direct Memory Access (DMA) Coprocessor for Concurrent I/O and CPU Operation**
- D **Fabricated Using the 0.18-**μ**m (leff-Effective Gate Length) TImeline**™ **Process Technology by Texas Instruments (TI)**
- 144-Pin Low-Profile Quad Flatpack (LQFP) **(PGE Suffix)**
- **Two Address Generators With Eight Auxiliary Registers and Two Auxiliary Register Arithmetic Units (ARAUs)**
- **Two Low-Power Modes**
- **Two- and Three-Operand Instructions**
- D **Parallel Arithmetic/Logic Unit (ALU) and Multiplier Execution in a Single Cycle**
- D **Block-Repeat Capability**
- **Zero-Overhead Loops With Single-Cycle Branches**
- **Conditional Calls and Returns**
- **Interlocked Instructions for Multiprocessing Support**
- **Bus-Control Registers Configure Strobe-Control Wait-State Generation**
- 1.8-V (Core) and 3.3-V (I/O) Supply Voltages
- D **On-Chip Scan-Based Emulation Logic, IEEE Std 1149.1^Ü (JTAG)**

description

The TMS320VC33 DSP is a 32-bit, floating-point processor manufactured in 0.18-μm four-level-metal CMOS (TImeline) technology. The TMS320VC33 is part of the TMS320C3x generation of DSPs from Texas Instruments.

The TMS320C3xís internal busing and special digital-signal-processing instruction set have the speed and flexibility to execute up to 150 million floating-point operations per second (MFLOPS). The TMS320VC33 optimizes speed by implementing functions in hardware that other processors implement through software or microcode. This hardware-intensive approach provides performance previously unavailable on a single chip.

The TMS320VC33 can perform parallel multiply and ALU operations on integer or floating-point data in a single cycle. Each processor also possesses a general-purpose register file, a program cache, dedicated ARAUs, internal dual-access memories, one DMA channel supporting concurrent I/O, and a short machine-cycle time. High performance and ease of use are the results of these features.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TImeline is a trademark of Texas Instruments.

[†] IEEE Standard 1149.1-1990 Standard-Test-Access Port Other trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all para

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

description (continued)

General-purpose applications are greatly enhanced by the large address space, multiprocessor interface, internally and externally generated wait states, one external interface port, two timers, one serial port, and multiple-interrupt structure. The TMS320C3x supports a wide variety of system applications from host processor to dedicated coprocessor. High-level-language support is easily implemented through a register-based architecture, large address space, powerful addressing modes, flexible instruction set, and well-supported floating-point arithmetic.

The TMS320VC33 is a superset of the TMS320C31. Designers now have an additional 1M bits of on-chip SRAM, a maximum throughput of 150 MFLOPS, and several I/O enhancements that allow easy upgrades to current systems or creation of new baselines. This data sheet provides information required to fully utilize the new features of the TMS320VC33 device. For general TMS320C3x architecture and programming information, see the TMS320C3x User's Guide (literature number SPRU031).

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

 \uparrow DV_{DD} is the power supply for the I/O pins while CV_{DD} is the power supply for the core CPU. V_{SS} is the ground for both the I/O pins and the core CPU.

 \pm PLLV_{DD} and PLLV_{SS} are isolated PLL supply pins that should be externally connected to CV_{DD} and V_{SS}, respectively.

The TMS320VC33 device is packaged in 144-pin low-profile quad flatpack (PGE Suffix).

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

Terminal Assignments^Ü (Alphabetical)

 \overline{t} DV_{DD} is the power supply for the I/O pins while CV_{DD} is the power supply for the core CPU. V_{SS} is the ground for both the I/O pins and the core CPU.

 \pm PLLV_{DD} and PLLV_{SS} are isolated PLL supply pins that should be externally connected to CV_{DD} and V_{SS,} respectively.

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

Terminal Assignments^Ü (Numerical)

 \overline{t} DV_{DD} is the power supply for the I/O pins while CV_{DD} is the power supply for the core CPU. V_{SS} is the ground for both the I/O pins and the core CPU.

 $*$ PLLV_{DD} and PLLV_{SS} are isolated PLL supply pins that should be externally connected to CV_{DD} and V_{SS,} respectively.

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

Terminal Functions

 \dagger I = input, O = output, Z = high-impedance state

[‡] S = SHZ active, H = HOLD active, R = RESET active

 $$$ Recommended decoupling. Four 0.1 μF for CV_{DD} and eight 0.1 μF for DV_{DD}.

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

Terminal Functions (Continued)

 \dagger I = input, O = output, Z = high-impedance state

[‡] S = SHZ active, H = HOLD active, R = RESET active

 $\,$ Recommended decoupling. Four 0.1 μ F for CV_{DD} and eight 0.1 μ F for DV_{DD}.

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

functional block diagram

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

NOTE A: STRB is active over all external memory ranges. PAGE0 to PAGE3 are configured as external bus strobes. These are simple decoded strobes that have no configuration registers and are active only during external bus activity over the following ranges:

memory map

Figure 1. TMS320VC33 Memory Maps

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

memory map (continued)

00h	Reset	809FC1h	INTO			
01h	INTO	809FC2h	INT ₁			
02h	INT ₁	809FC3h	INT ₂			
03h	INT ₂	809FC4h				
04h	INT ₃		INT ₃ XINTO			
05h	XINTO	809FC5h				
06h	RINTO	809FC6h	RINTO			
07h		809FC7h				
08h	Reserved	809FC8h	Reserved			
09h	TINTO	809FC9h	TINTO			
0Ah	TINT1	809FCAh	TINT1			
0Bh	DINT	809FCBh	DINT			
0Ch		809FCCh	Reserved			
1Fh	Reserved	809FDFh				
20h	TRAP 0	809FE0h	TRAP 0			
3Bh	TRAP 27	809FFBh	TRAP 27			
3Ch	Reserved	809FFCh	Reserved			
3Fh		809FFFh				
(a) Microprocessor Mode (b) Microcomputer/Bootloader Mode						

Figure 2. Reset, Interrupt, and Trap Vector/Branches Memory-Map Locations

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

memory map (continued)

Figure 3. Peripheral Bus Memory-Mapped Registers

clock generator

The clock generator provides clocks to the VC33 device, and consists of an internal oscillator and a phase-locked loop circuit. The clock generator requires a reference clock input, which can be provided by using a crystal resonator with the internal oscillator, or from an external clock source. The PLL circuit generates the device clock by multiplying the reference clock frequency by a x5 scale factor, allowing use of a clock source with a lower frequency than that of the CPU. The PLL is an adaptive circuit that, once synchronized, locks onto and tracks an input clock signal.

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

PLL and clock oscillator control

The clock mode control pins are decoded into four operational modes as shown in Figure 4. These modes control clock divide ratios, oscillator, and PLL power (see Table 1).

When an external clock input or crystal is connected, the opposite unused input is simply grounded. An XOR gate then passes one of the two signal sources to the PLL stage. This allows the direct injection of a clock reference into EXTCLK, or 1-20 MHz crystals and ceramic resonators with the oscillator circuit. The two clock sources include:

- D A crystal oscillator circuit, where a crystal or ceramic resonator is connected across the XOUT and XIN pins and EXTCLK is grounded.
- An external clock input, where an external clock source is directly connected to the EXTCLK pin, and XOUT is left unconnected and XIN is grounded.

When the PLL is initially started, it enters a transitional mode during which the PLL acquires lock with the input signal. Once the PLL is locked, it continues to track and maintain synchronization with the input signal. The PLL is a simple x5 reference multiplier with bypass and power control.

The clock divider, under CPU control, reduces the clock reference by 1 (MAXSPEED), 1/16 (LOPOWER), or clock stop (IDLE2). Wake-up from the IDLE2 state is accomplished by a RESET or interrupt pin logic-low state.

A divide-by-two TMS320C31 equivalent mode of operation is also provided. In this case, the clock output reference is further divided by two with clock synchronization being determined by the timing of RESET falling relative to the present H1/H3 state.

PLL and clock oscillator control (continued)

Typical crystals in the 8-30 MHz range have a series resistance of 25 $Ω$, which increases below 8 MHz. To maintain proper filtering and phase relationships, R_d and Z_{out} of the oscillator circuit should be 10x-40x that of the crystal. A series compensation resistor (Rd), shown in Figure 5, is recommended when using lower frequency crystals. The XOUT output, the square wave inverse of XIN, is then filtered by the XOUT output impedance, C1 load capacitor, and R_d (if present). The crystal and C2 input load capacitor then refilters this signal, resulting in a XIN signal that is 75-85% of the oscillator supply voltage.

NOTE: Some ceramic resonators are available in a low-cost, three-terminal package that includes C1 and C2 internally. Typically, ceramic resonators do not provide the frequency accuracy of crystals.

NOTE: Better PLL stability can be achieved using the optional power supply isolation circuit shown in Figure 5. A similar filter can be used to isolate the PLLV_{SS}, as shown in Figure 6. PLLV_{DD} can also be directly connected to CV_{DD} .

Table 2. Typical Crystal Circuit Loading

 $[†]$ CL and RL are typical internal series load capacitance and resistance of the crystal.</sup>

Figure 5. Self-Oscillation Mode

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

PLL isolation

The internal PLL supplies can be directly connected to CV_{DD} and V_{SS} (0 Ω case), partially isolated as shown in Figure 5, or fully isolated as shown in Figure 6. The RC network prevents the PLL supplies from turning high frequency noise in the CV_{DD} and V_{SS} supplies into jitter.

Figure 6. PLL Isolation Circuit Diagram

clock and PLL considerations on initialization

On power up, the CPU clock divide mode can be in MAXSPEED, LOPOWER or IDLE2, or the PLL could be in an undefined mode. RESET falling in the presence of a valid CPU clock is used to clear this state, after which the device will synchronously terminate any external activity.

The 5x Fclkin PLL of the TMS320VC33 contains an 8-bit PLL--LOCK counter which causes the PLL to output a frequency of Fclkin/2 during the initial ramp. This counter, however, does not increment while RESET is low or in the absence of an input clock. A minimum of 256 input clocks are required before the first falling edge of reset for the PLL to output to clear this counter. The setup and behavior that is seen is as follows.

Power is applied to the DSP with RESET low and the input clock high or low. A clock is applied (RESET is still low) and the PLL appears to lock on to the input clock, producing the expected x5 output frequency. RESET is driven high and the PLL output immediately drops to Fclkin/2 for 0-256 input cycles or 128 of the Fclkin/2 output cycles. The PLL/CPU clock then switches to x5 mode.

The switch over is synchronous and does not create a clock glitch, so the only effect is that the CPU runs slow for up to the first 128 cycles after reset goes high. Once the PLL has stabilized, the counter will remain cleared and subsequent resets will not exhibit this condition.

Systems that are not using the crystal oscillator may be required to supply a current of 250mA per DSP if full power is applied with no clock source. This extra current condition is a result of uninitialized internal logic within the DSP core and is corrected when the CPU sees a minimum of four internal clocks. The crystal oscillator is typically immune to this condition since the oscilator and core circuitry become semi-functional at $CV_{DD} = 1 V$ where the fault current is considerably lower. An alternate clock pulse can also be applied to either the EXTCLK or XIN clock input pins.

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

power sequencing considerations

Though an internal ESD and CMOS latchup protection diode exists between CV_{DD} and DV_{DD}, it should not be considered a current-carrying device on power up. An external Schottky diode should be used to prevent CV_{DD} from exceeding DV_{DD} by more than 0.7 V. The effect of this diode during power up is that if CV_{DD} is powered up first, DV_{DD} follows by one diode drop even when the DV_{DD} supply is not active.

Typical systems using LDOs of the same family type for both DV_{DD} and CV_{DD} will track each other during power up. In most cases, this is acceptable; but if a high-impedance pin state is required on power up, the SHZ pin can be used to asynchronously disable all outputs. RESET should not be used in this case since some signals require an active clock for RESET to have an effect and the clock may not yet be active. The internal core logic becomes functional at approximately 0.8 V while the external pin IO becomes active at about 1.5 V.

EDGEMODE

When $EDGEMODE = 1$, a sampled digital delay line is decoded to generate a pulse on the falling edge of the interrupt pin. To ensure interrupt recognition, input signal logic-high and logic-low states must be held longer than the synchronizer delay of one CPU clock cycle. Holding these inputs to no less than two cycles in both the logic-low and logic-high states is sufficient.

When EDGEMODE = 0, a logic-low interrupt pin continually sets the corresponding interrupt flag. The CPU or DMA can clear this flag within two cycles of it being set. This is the maximum interrupt width that can be applied if only one interrupt is to be recognized. The CPU can manually clear IF bits within an interrupt service routine (ISR), effectively lengthening the maximum ISR width.

After reset, EDGEMODE is temporarily disabled, allowing logic-low INT pins to be detected for bootload operation.

Figure 7. EDGEMODE and Interrupt Flag CIrcuit

reset operation

When RESET is applied, the CPU attempts to safely exit any pending read or write operations that may be in progress. This can take as much as 10 CPU cycles, after which, the address, data, and control pins will be in an inactive or high-impedance state.

When both RESET and SHZ are applied, the device immediately enters the reset state with the pins held in high-impedance mode. SHZ should then be disabled at least 10 CPU cycles before RESET is set high. SHZ can be used during power-up sequencing to prevent undefined address, data, and control pins, avoiding system conflicts.

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

PAGE0 -- PAGE3 select lines

To facilitate simpler and higher speed connection to external devices, the TMS320VC33 includes four predecoded select pins that have the same timings as STRB. These pins are decoded from A22, A23, and STRB and are active only during external accesses over the ranges shown in Table 3. All external bus accesses are controlled by a single bus control register.

Table 3. PAGE0 -- PAGE3 Ranges

using external logic with the READY pin

The key to designing external wait-state logic is the internal bus control register and associated internal logic that logically combines the external READY pin with the much faster on-chip bus control logic. This essentially allows slow external logic to interact with the bus while easily meeting the $\overline{\text{READY}}$ input timings. It is also relevant to mention that the combined ready signals are sampled on the rising edge of the internal H1 clock. Please refer to Figure 8 for the following examples.

example 1

A simple 0 or WTCNT wait-state decoder can be created by simply tying an address line back to the READY pin and selecting the AND option. When the tied back address is low, the bus runs with 0 wait states. When the tied back address is high, the bus will be controlled by the internal wait-state counter.

By enabling the bank compare logic, proper operation is further ensured by inserting a null cycle before a read on the next bank is performed (writes are not pre-extended). This extra time can also be used by external logic to affect the feedback path.

example 2

An N-WTCNT minimum wait-state decoder can also be created by tying back an address line to READY and logically ORing it with the internal bank compare and wait count signals. When the address pin is low, bus timing is determined by the internal WTCNT and BNKCMP settings. When the address line is high, the bus can run no faster than the WTCNT counter and is extended as long as READY is held high.

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

example 2 (continued)

Figure 8. Internal Ready Logic, Simplified Diagram

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

example 2 (continued)

Table 4. MUX Select (Bus Control Register Bits 4 and 3)

posted writes

External writes are effectively "posted" to the bus, which then acts like an output latch until the write completes. Therefore, if the application code is executing internally, it can perform a very slow external write with no penalty since the bus acts like it has a one-level-deep write FIFO.

data bus I/O buffer

The circuit shown in Figure 9 is incorporated into each data pin to lightly "hold" the last driven value on the data bus pins when the DSP or an external device is not actively driving the bus. Each bus keeper is built from a three-state driver with nominal 15 kΩ output resistance which is fed back to the input in a positive feedback configuration. The resistance isolated driver then pulls the output in one direction or the other keeping the last driven value. This circuit is enabled in all functional modes and is only disabled when SHZ is pulled low.

For an external device to change the state of these pins, it must be able to drive a small DC current until the driver threshold is crossed. At the crossover point, the driver changes state, agreeing with the external driver and assisting the change. The voltage threshold of the bus keeper is approximately at 50% of the DV_{DD} supply voltage. The typical output impedance of 30 Ω for all TMS320VC33 I/O pins is easily capable of meeting this requirement.

bootloader operation

When MCBL/ \overline{MP} = 1, an internal ROM is decoded into the address range of 0x000000-0x000FFF. Therefore, when reset occurs, execution begins within the internal ROM program and vector space. No external activity will be evident until one of the boot options is enabled. These options are enabled by pulling an external interrupt pin low, which the boot-load software then detects, causing a particular routine to be executed (see Table 5).

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

bootloader operation (continued)

Table 5. INT0 - INT3 Sources

When MCBL/ \overline{MP} = 1, the reset and interrupt vectors are hard-coded within the internal ROM. Since this is a read-only device, these vectors cannot be modified. To enable user-defined interrupt routines, the internal vectors contain fixed values that point to an internal section of SRAM beginning at 0x809FC1. Code execution begins at these locations so it is important to place branch instructions (to the interrupt routine) at these locations and not vectors.

The bootloader program requires a small stack space for calls and returns. Two SRAM locations at 0x809800 and 0x809801 are used for this stack. Data should not be boot loaded into these locations as this will corrupt the bootloader program run-time stack. After the boot-load operation is complete, a program can reclaim these locations. The simplest solution is to begin a program's stack or uninitialized data section at 0x809800.

For additional detail on bootloader operation including the bootloader source code, see the TMS320C3x User's Guide (literature number SPRU031).

A bit I/O line or external logic can be used to safely disable the MCBL mode after bootloading is complete. However, to ensure proper operation, the CPU should not be currently executing code or using external data as the change takes place. In the following example, the XF0 pin is 3-state on reset, which allows the pullup resistor to place the DSP in MCBL mode. The following code, placed at the beginning of an application then causes the XF0 pin to become an active-logic-low output, changing the DSP mode to MP. The cache-enable and RPTS instructions are used since they cause the LDI instruction to be executed multiple times even though it has been fetched only once (before the mode change). In other words, the RPTS instruction acts as a one-level-deep program cache for externally executed code. If the application code is to be executed from internal RAM, no special provisions are needed.

LDI		8000h, ST ; Enable the cache
RPTS	4	; RPTS fetchs the following opcode 1 time
LDI		2h, IOF ; Drive MCBL/MP=0 for several cycles allowing
		; the pipeline to clear
		RESET RESET
		TMS320VC33 DV_{DD}
		R_{PU} XFO MCBL/MP

Figure 10. Changing Bootload Select Pin

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

JTAG emulation

Though the TMS320VC33 contains a JTAG debug port which allows multiple JTAG enabled chips to be daisy-chained, boundary scan of the pins is not supported. If the pin scan path is selected, it will be routed through a null register with a length of one. For additional information concerning the emulation interface, see JTAG/MPSD Emulation Technical Reference (literature number SPDU079).

designing your target systemís emulator connector (14-pin header)

JTAG target devices support emulation through a dedicated emulation port. This port is a superset of the IEEE 1149.1 standard and is accessed by the emulator. To communicate with the emulator, **your target system must have a 14-pin header** (two rows of seven pins) with the connections that are shown in Figure 11. Table 6 describes the emulation signals.

Header Dimensions: Pin-to-pin spacing, 0.100 in. (X,Y) Pin width, 0.025-in. square post Pin length, 0.235-in. nominal

 \dagger While the corresponding female position on the cable connector is plugged to prevent improper connection, the cable lead for pin 6 is present in the cable and is grounded, as shown in the schematics and wiring diagrams in this document.

SIGNAL	DESCRIPTION		TARGET¹ STATE
TMS [‡]	Test mode select	Ω	
TDI	Test data input	Ω	
TDO	Test data output		Ω
TCK	Test clock. TCK is a 10.368-MHz clock source from the emulation cable pod. This signal can be used to drive the system test clock	Ω	
TRST [‡]	Test reset	Ω	
EMU0§ ¹	Emulation pin 0		I/O
EMU1 [§]	Emulation pin 1		1/O
$PD(V_{CC})$	Presence detect, Indicates that the emulation cable is connected and that the target is powered up. PD should be tied to V_{CC} in the target system.		Ω
TCK RET	Test clock return. Test clock input to the emulator. May be a buffered or unbuf- fered version of TCK.		Ω
GND	Ground		

Table 6. 14-Pin Header Signal Descriptions

 \dagger I = input; O = output

 \pm Use 1-50K pulldown for TRST. Do not use pullup resistors on TRST: it has an internal pulldown device. In a low-noise environment, TRST can be left floating. In a high-noise environment, an additional pulldown resistor may be needed. (The size of this resistor should be based on electrical current considerations.)

§ Use 1-50K pullups for TMS, EMU0 and EMU1.

¶ EMU0 and EMU1 are I/O drivers configured as open-drain (open-collector) drivers. They are used as bidirectional signals for emulation global start and stop.

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

designing your target systemís emulator connector (14-pin header) (continued)

Although you can use other headers, recommended parts include:

JTAG emulator cable pod logic

Figure 12 shows a portion of the emulator cable pod. The functional features of the pod are as follows:

- Signals TDO and TCK RET can be parallel-terminated inside the pod if required by the application. By default, these signals are not terminated.
- **D** Signal TCK is driven with a 74LVT240 device. Because of the high-current drive (32 mA $I_{\text{OL}}/I_{\text{OH}}$), this signal can be parallel-terminated. If TCK is tied to TCK_RET, the parallel terminator in the pod can be used.
- Signals TMS and TDI can be generated from the falling edge of TCK_RET, according to the IEEE 1149.1 bus slave device timing rules.
- Signals TMS and TDI are series-terminated to reduce signal reflections.
- A 10.368-MHz test clock source is provided. You may also provide your own test clock for greater flexibility.

[†] The emulator pod uses TCK_RET as its clock source for internal synchronization. TCK is provided as an optional target system test clock source.

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

symbolization and speed ratings

The device revision can be determined by the lot trace code marked on the top of the package. The location for the lot trace codes for the PGE package is shown in Figure 13.

TMS320VC33 devices are rated in peak MFLOPS, shown as a suffix to the orderable part number (see Table 8). Figure 13 shows the device symbolization on the PGE package. A general "TMS320VC33" symbol defaults to the lowest speed rating for that device (120 MFLOPS). 150-MFLOPS devices are denoted with a "150" mark on the upper right-hand corner of the package. The VC33 CPU instruction rate is MFLOPS/2.

Figure 13. PGE Package (Top View)

Table 7. Example, Typical Lot Trace Code for TMS320VC33 DSP (PGE)

Table 8. Device Orderable Part Numbers

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

device and development support tool nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all TMS320™DSP family devices and support tools. Each TMS320™DSP member has one of three prefixes: TMX, TMP, or TMS. Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS). This development flow is defined below.

Device development evolutionary flow:

- **TMX** Experimental device that is not necessarily representative of the final device's electrical specifications
- **TMP** Final silicon die that conforms to the device's electrical specifications but has not completed quality and reliability verification
- **TMS** Fully-qualified production device

Support tool development evolutionary flow:

- **TMDX** Development support product that has not yet completed Texas Instruments internal qualification testing.
- **TMDS** Fully qualified development support product

TMX and TMP devices and TMDX development support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

TMS devices and TMDS development support tools have been characterized fully, and the quality and reliability of the device has been demonstrated fully. Ti's standard warranty applies.

Predictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system becausetheir expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, PZ, PGE, PBK, or GGU) and temperature range (for example, L). Figure 14 provides a legend for reading the complete device name for any TMS320™ DSP family member.

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

device and development support tool nomenclature (continued)

 \dagger DIP = Dual-In-Line Package PGA = Pin Grid Array CC = Chip Carrier QFP = Quad Flat Package LQFP = Low-Profile Quad Flat Package BGA = Ball Grid Array

Figure 14. TMS320™ **DSP Device Nomenclature**

MicroStar BGA is a trademark of Texas Instruments.

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

absolute maximum ratings over specified temperature range (unless otherwise noted)^Ü

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

 \ddagger All voltage values are with respect to Vss.

§ Absolute DC input level should not exceed the DV_{DD} or V_{SS} supply rails by more than 0.3 V. An instantaneous low current pulse of < 2 ns, < 10 mA, and < 1 V amplitude is permissible.

¶ Actual operating power is much lower. This value was obtained under specially produced worst-case test conditions for the TMS320VC33, which are not sustained during normal device operation. These conditions consist of continuous parallel writes of a checkerboard pattern to the external data and address buses at the maximum possible rate with a capacitive load of 30 pF. See normal (I_{CC}) current specification in the electrical characteristics table and also read TMS320C3x General-Purpose Applications User's Guide (literature number SPRU194).

recommended operating conditionsá#||

 \pm All voltage values are with respect to V_{SS}.

§ Absolute DC input level should not exceed the DV_{DD} or V_{SS} supply rails by more than 0.3 V. An instantaneous low current pulse of < 2 ns, < 10 mA, and < 1 V amplitude is permissible.

All inputs and I/O pins are configured as inputs.

 \parallel All input and I/O pins use a Schmitt hysteresis inputs except SHZ and D0-D31. Hysteresis is approximately 10% of DV_{DD} and is centered at $0.5 * DV_{DD}$.

 \star CV_{DD} should not exceed DV_{DD} by more than 0.7 V. (Use a Schottky clamp diode between these supplies.)

 \square DV_{DD} should not exceed CV_{DD} by more than 2.5 V.

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

electrical characteristics over recommended ranges of supply voltage (unless otherwise noted)^Ü

 \dagger All voltage values are with respect to V_{SS}.

á For test conditions shown as MIN, MAX, or NOM, use the appropriate value specified in the recommended operating conditions table.

§ For VC33, all typical values are at DV_{DD} = 3.3, CV_{DD} = 1.8 V, T_C (case temperature) = 25°C.

¶ Pins with internal pullup devices: TDI, TCK, and TMS. Pin with internal pulldown device: TRST.

Pins D0-D31 include internal bus keepers that maintain valid logic levels when the bus is not driven (see Figure 9).

|| Actual operating current is less than this maximum value. This value was obtained under specially produced worst-case test conditions, which are not sustained during normal device operation. These conditions consist of continuous parallel writes of a checkerboard pattern at the maximum rate possible. See TMS320C3x General-Purpose Applications User's Guide (literature number SPRU194).

 \star f_x is the PLL output clock frequency.

PARAMETER MEASUREMENT INFORMATION

I_O and I_{OH} are adjusted during AC timing analysis to achieve an AC termination of 50 Ω V_{LOAD} = $DV_{DD}/2$
C_T = 40-pF ty

 $= 40$ -p \overline{F} typical load-circuit capacitance

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

PARAMETER MEASUREMENT INFORMATION

timing parameter symbology

Timing parameter symbols used herein were created in accordance with JEDEC Standard 100. In order to shorten the symbols, some of the pin names and other related terminology have been abbreviated as follows, unless otherwise noted:

Additional symbols and their meaning

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

phase-locked loop (PLL) circuit timing

[†] Duty cycle is defined as $100*t_1/(t_1+t_2)$ %

To ensure clean internal clock references, the minimal low and high pulse durations must be maintained. At high frequencies, this may require a fast rise and fall time as well as a tightly controlled duty cycle. At lower frequencies, these requirements are less restrictive when in x1 and x0.5 modes. The PLL, however, must have an input duty cycle of between 40% and 60% for proper operation.

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

clock circuit timing

The following table defines the timing parameters for the clock circuit signals.

switching characteristics over recommended operating conditions for on-chip crystal oscillator[†] **(see Figure 16)**

 \dagger This circuit is intended for series resonant fundamental mode operation.

[‡] Signal amplitude is dependent on the crystal and load used.

NOTE A: See Table 2 for value of Rd.

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

clock circuit timing (continued)

The following tables define the timing requirements and switching characteristics for EXTCLK.

timing requirements for EXTCLK, all modes (see Figure 17 and Figure 18)

switching characteristics for EXTCLK over recommended operating conditions, all modes (see Figure 17 and Figure 18)

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

clock circuit timing (continued)

Figure 17. Divide-By-Two Mode

NOTE A: EXTCLK is held low.

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

memory read/write timing

The following tables define memory read/write timing parameters for STRB.

timing requirements for memory read/write^Ü (see Figure 19, **Figure 20, and Figure 21)**

 \dagger These timings assume a similar loading of 30 pF on all pins.

 $\textstyle^{\textstyle +}$ P = t_{c(H)}/2 (when duty cycle equals 50%).

switching characteristics over recommended operating conditions for memory read/write[†] **(see Figure 19**, **Figure 20, and Figure 21)**

 \dagger These timings assume a similar loading of 30 pF on all pins.

Output load characteristics for high-speed and low-speed (low-noise) output buffers are shown in Figure 19. High-speed buffers are used on A0 - A23, PAGE0 - PAGE3, H1, H3, STRB, and R/W. All other outputs use the low-speed, (low-noise) output buffer.

Figure 19. Output Load Characteristics, Buffer Only

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

memory read/write timing (continued)

NOTE A: STRB remains low during back-to-back read operations.

Figure 20. Timing for Memory (STRB = 0 and PAGEx = 0) Read

Figure 21. Timing for Memory (STRB = 0 and PAGEx = 0) Write

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

XF0 and XF1 timing when executing LDFI or LDII

The following tables define the timing parameters for XF0 and XF1 during execution of LDFI or LDII.

timing requirements for XF0 and XF1 when executing LDFI or LDII (see Figure 22)

switching characteristics over recommended operating conditions for XF0 and XF1 when executing LDFI or LDII (see Figure 22)

Figure 22. Timing for XF0 and XF1 When Executing LDFI or LDII

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

XF0 timing when executing STFI and STII^Ü

The following table defines the timing parameters for the XF0 pin during execution of STFI or STII.

switching characteristics over recommended operating conditions for XF0 when executing STFI or STII (see Figure 23)

 $[†]$ XF0 is always set high at the beginning of the execute phase of the interlock-store instruction. When no pipeline conflicts occur, the address of</sup> the store is also driven at the beginning of the execute phase of the interlock-store instruction. However, if a pipeline conflict prevents the store from executing, the address of the store will not be driven until the store can execute.

Figure 23. Timing for XF0 When Executing an STFI or STII

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

XF0 and XF1 timing when executing SIGI

The following tables define the timing parameters for the XF0 and XF1 pins during execution of SIGI.

timing requirements for XF0 and XF1 when executing SIGI (see Figure 24)

switching characteristics over recommended operating conditions for XF0 and XF1 when executing SIGI (see Figure 24)

Figure 24. Timing for XF0 and XF1 When Executing SIGI

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

loading when XF is configured as an output

The following table defines the timing parameter for loading the XF register when the XFx pin is configured as an output.

switching characteristics over recommended operating conditions for loading the XF register when configured as an output pin (see Figure 25)

NOTE A: OUTXFx represents either bit 2 or 6 of the IOF register.

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

changing XFx from an output to an input

The following tables define the timing parameters for changing the XFx pin from an output pin to an input pin.

timing requirements for changing XFx from output to input mode (see Figure 26)

switching characteristics over recommended operating conditions for changing XFx from output to input mode (see Figure 26)

NOTE A: I/OxFx represents either bit 1 or bit 5 of the IOF register, and INXFx represents either bit 3 or bit 7 of the IOF register.

Figure 26. Timing for Changing XFx From Output to Input Mode

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

changing XFx from an input to an output

The following table defines the timing parameter for changing the XFx pin from an input pin to an output pin.

switching characteristics over recommended operating conditions for changing XFx from input to output mode (see Figure 27)

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

reset timing

RESET is an asynchronous input that can be asserted at any time during a clock cycle. If the specified timings are met, the exact sequence shown in Figure 28 occurs; otherwise, an additional delay of one clock cycle is possible.

The asynchronous reset signals include XF0/1, CLKX0, DX0, FSX0, CLKR0, DR0, FSR0, and TCLK0/1.

Resetting the device initializes the bus control register to seven software wait states and therefore results in slow external accesses until these registers are initialized.

HOLD is a synchronous input that can be asserted during reset. It can take nine CPU cycles before HOLDA is granted.

The following tables define the timing parameters for the RESET signal.

timing requirements for RESET (see Figure 28)

 \uparrow P = $t_{c(EXTCLK)}$

switching characteristics over recommended operating conditions for RESET (see Figure 28)

[‡] High impedance for Dbus is limited to nominal bus keeper $Z_{\text{OUT}} = 15 \text{ k}\Omega$.

§ Asynchronous reset signals include XF0/1, CLKX0, DX0, FSX0, CLKR0, DR0, FSR0, and TCLK0/1.

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

reset timing (continued)

- NOTES: A. Clock circuit is configured in íC31-compatible divide-by-2 mode. If configured for x1 mode, EXTCLK directly drives H3.
	- B. Asynchronous reset signals include XF0/1, CLKX0, DX0, FSX0, CLKR0, DR0, FSR0, and TCLK0/1.
	- C. RESET is a synchronous input that can be asserted at any point during a clock cycle. If the specified timings are met, the exact sequence shown occurs; otherwise, an additional delay of one clock cycle is possible.
	- D. In microprocessor mode, the reset vector is fetched twice, with seven software wait states each time. In microcomputer mode, the reset vector is fetched twice, with no software wait states.
	- E. The address and PAGE3-PAGE0 outputs are placed in a high-impedance state during reset requiring a nominal 10-22 kΩ pullup. If not, undesirable spurious reads can occur when these outputs are not driven.

Figure 28. RESET Timing

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

interrupt response timing

The following table defines the timing parameters for the $\overline{\text{INTx}}$ signals.

timing requirements for INT3--INT0 response (see Figure 29)

 \uparrow P = $t_{c(H)}$

The interrupt (INTx) pins are synchronized inputs that can be asserted at any time during a clock cycle. The TMS320C3x interrupts are selectable as level- or edge-sensitive. Interrupts are detected on the falling edge of H1. Therefore, interrupts must be set up and held to the falling edge of the internal H1 for proper detection. The CPU and DMA respond to detected interrupts on instruction-fetch boundaries only.

For the processor to recognize only one interrupt when level mode is selected, an interrupt pulse must be set up and held such that a logic-low condition occurs for:

- A minimum of one H1 falling edge
- No more than two H1 falling edges
- D Interrupt sources whose edges cannot be ensured to meet the H1 falling edge setup and hold times must be further restricted in pulse width as defined by $t_{\text{w(INT)}}$ (parameter 51) in the table above.

When EDGEMODE=1, the falling edge of the INTO-INT3 pins are detected using synchronous logic (see Figure 7). The pulse low and high time should be two CPU clocks or greater.

The TMS320C3x can set the interrupt flag from the same source as quickly as two H1 clock cycles after it has been cleared.

If the specified timings are met, the exact sequence shown in Figure 29 occurs; otherwise, an additional delay of one clock cycle is possible.

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

 \dagger Falling edge of H1 just detects $\overline{\text{INTx}}$ falling edge.

interrupt response timing (continued)

á Falling edge of H1 detects second INTx low, however flag clear takes precedence.

§ Nominal width

¶ Falling edge of H1 misses previous INTx low as INTx rises.

Figure 29. INT3--INT0 Response Timing

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

interrupt-acknowledge timing

The IACK output goes active on the first half-cycle (HI rising) of the decode phase of the IACK instruction and goes inactive at the first half-cycle (HI rising) of the read phase of the IACK instruction.

The following table defines the timing parameters for the IACK signal.

NOTE: The IACK instruction can be executed at anytime to signal an event using the IACK pin. The IACK instruction is most often used within an interrupt routine to signal which interrupt has occurred. The IACK instruction must be executed to generate the IACK pulse.

switching characteristics over recommended operating conditions for IACK (see Figure 30)

Figure 30. Interrupt Acknowledge (IACK) Timing

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

serial-port timing parameters

The following tables define the timing parameters for the serial port.

timing requirements (see Figure 31 and Figure 32)

switching characteristics over recommended operating conditions (see Figure 31 and Figure 32)

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

data-rate timing modes

Unless otherwise indicated, the data-rate timings shown in Figure 31 and Figure 32 are valid for all serial-port modes, including handshake. For a functional description of serial-port operation, see the TMS320C3x User's Guide (literature number SPRU031).

NOTES: A. Timing diagrams show operations with CLKXP = CLKRP = $FSXP = FSRP = 0$.

B. Timing diagrams depend on the length of the serial-port word, where n = 8, 16, 24, or 32 bits, respectively.

Figure 31. Fixed Data-Rate Mode Timing

NOTES: A. Timing diagrams show operation with CLKXP = CLKRP = FSXP = FSRP = 0 .

- B. Timing diagrams depend on the length of the serial-port word, where n = 8, 16, 24, or 32 bits, respectively.
- C. The timings that are not specified expressly for the variable data-rate mode are the same as those that are specified for the fixed data-rate mode.

HOLD timing

HOLD is a synchronous input that can be asserted at any time during a clock cycle. If the specified timings are met, the exact sequence shown in Figure 33 and Figure 34 occurs; otherwise, an additional delay of one clock cycle is possible.

The table, "timing parameters for HOLD/HOLDA", defines the timing parameters for the HOLD and HOLDA signals. The NOHOLD bit of the primary-bus control register overrides the HOLD signal. When this bit is set, the device comes out of hold and prevents future hold cycles.

Asserting HOLD prevents the processor from accessing the primary bus. Program execution continues until a read from or a write to the primary bus is requested. In certain circumstances, the first write is pending, therefore, allowing the processor to continue (internally) until a second external write is encountered.

Figure 33, Figure 34, and the accompanying timings are for a zero wait-state bus configuration. Since HOLD is internally captured by the CPU on the H1 falling edge one cycle before the present cycle is terminated, the minimum HOLD width for any bus configuration is, therefore, WTCNT+3. Also, HOLD should not be deasserted before HOLDA has been active for at least one cycle.

timing requirements for HOLD/HOLDA (see Figure 33 and Figure 34)

switching characteristics over recommended operating conditions for HOLD/HOLDA (see Figure 33 and Figure 34)

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

HOLD timing (continued)

D[31:0] Read Data NOTE A: HOLDA goes low in response to HOLD going low and continues to remain low until one H1 cycle after HOLD goes back high.

general-purpose I/O timing

Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1. The contents of the internal control registers associated with each peripheral define the modes for these pins.

peripheral pin I/O timing

The following tables show the timing parameters for changing the peripheral pin from a general-purpose output pin to a general-purpose input pin and vice versa.

timing requirements for peripheral pin general-purpose I/O (see Note 1, Figure 35, and Figure 36)

NOTE 1: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1. The modes of these pins are defined by the contents of internal-control registers associated with each peripheral.

switching characteristics over recommended operating conditions for peripheral pin general-purpose I/O (see Note 1, Figure 35, and Figure 36)

NOTE 1: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1. The modes of these pins are defined by the contents of internal-control registers associated with each peripheral.

NOTE A: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1.

Figure 35. Change of Peripheral Pin From General-Purpose Output to Input Mode Timing

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

peripheral pin I/O timing (continued)

NOTE A: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1.

Figure 36. Change of Peripheral Pin From General-Purpose Input to Output Mode Timing

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

timer pin timing

Valid logic-level periods and polarity are specified by the contents of the internal control registers. The following tables define the timing parameters for the timer pin.

timing requirements for timer pin (see Figure 37 and Figure 38)

 \dagger These requirements are applicable for a synchronous input clock.

switching characteristics over recommended operating conditions for timer pin (see Figure 37 and Figure 38)

 $[‡]$ These parameters are applicable for an asynchronous input clock.</sup>

Figure 37. Timer Pin Timing, Input

Figure 38. Timer Pin Timing, Output

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

SHZ pin timing

The following table defines the timing parameter for the SHZ pin.

switching characteristics over recommended operating conditions for SHZ (see Figure 39)

NOTE A: Enabling SHZ destroys TMS320VC33 register and memory contents. Assert SHZ = 1 and reset the TMS320VC33 to restore it to a known condition.

Figure 39. Timing for SHZ

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

IEEE-1149.1 test access port timing

The following table defines the timing parameter for the IEEE-1149.1 test access port.

timing for IEEE-1149.1 test access port (see Figure 40)

Figure 40. IEEE-1149.1 Test Access Port Timings

SPRS087E - FEBRUARY 1999 - REVISED JANUARY 2004

MECHANICAL DATA

PGE (S-PQFP-G144) PLASTIC QUAD FLATPACK

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026

Thermal Resistance Characteristics

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

PACKAGE OPTION ADDENDUM

www.ti.com 10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TMS320VC33 :

• Enhanced Product: [SM320VC33-EP](http://focus.ti.com/docs/prod/folders/print/sm320vc33-ep.html)

• Military: [SMJ320VC33](http://focus.ti.com/docs/prod/folders/print/smj320vc33.html)

NOTE: Qualified Version Definitions:

- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TEXAS

INSTRUMENTS

TRAY

Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

MECHANICAL DATA

MTQF017A – OCTOBER 1994 – REVISED DECEMBER 1996

PGE (S-PQFP-G144) PLASTIC QUAD FLATPACK

- NOTES: A. All linear dimensions are in millimeters.
	- B. This drawing is subject to change without notice.
	- C. Falls within JEDEC MS-026

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated