# **FXPS7165D4**

## Digital absolute pressure sensor, 60 kPa to 165 kPa

Rev. 7.1 — 28 June 2023

Product data sheet



# 1 General description

The FXPS7165D4 high-performance, high-precision barometric absolute pressure (BAP) sensor consists of a compact capacitive micro-electro-mechanical systems (MEMS) device coupled with a digital integrated circuit (IC) producing a fully calibrated digital output.

The sensor is based on NXP's high-precision capacitive pressure cell technology. The architecture benefits from redundant pressure transducers as an expanded quality measure. This sensor delivers highly accurate pressure and temperature readings through either a serial peripheral interface (SPI) or an inter-integrated circuit (I<sup>2</sup>C) interface. Furthermore, the sensor employs an on-demand digital self-test for the digital IC and the MEMS transducers.

The sensor operates over a pressure range of 60 kPa to 165 kPa and over a wide temperature range of −40 °C to 130 °C.

The sensor comes in an industry-leading 4 mm x 4 mm x 1.98 mm, restriction of hazardous substances (RoHS) compliant, high power quad flat no lead (HQFN) package<sup>[1]</sup> suitable for small PCB integration. Its AEC-Q100<sup>[2]</sup> compliance, high accuracy, reliable performance, and high media resistivity make it ideal for use in automotive, industrial, and consumer applications.

### 2 Features and benefits

- Absolute pressure range: 60 kPa to 165 kPa
- Operating temperature range: -40 °C to 130 °C
- Pressure transducer and digital signal processor (DSP)
  - Digital self-test
- I<sup>2</sup>C compatible serial interface
  - Client mode operation
  - Standard mode, Fast mode, and Fast-mode Plus support
- 32-bit SPI compatible serial interface
  - Sensor data transmission commands
    - 12-bit data for absolute pressure
    - 8-bit data for temperature
    - 2-bit basic status and 2-bit detailed status fields
    - 3, 4, or 8-bit configurable CRC
- · Capacitance to voltage converter with anti-aliasing filter
- Sigma delta ADC plus sinc filter
- 800 Hz or 1000 Hz low-pass filter for absolute pressure
- Lead-free, 16-pin HQFN, 4 mm x 4 mm x 1.98 mm package



# 3 Applications

#### 3.1 Automotive

- Engine management digital MAP and BAP
- · Comfort seating
- Small engine control

#### 3.2 Industrial

- · Compressed air
- · Manufacturing line control
- · Gas metering
- · Weather stations

### 3.3 Medical/Consumer

- Blood pressure monitor
- Medicine dispensing systems
- · White goods

# 4 Ordering information

### Table 1. Ordering information


Type number	Package	<sup>2</sup> ackage													
	Name	Description	Version												
FXPS7165DI4 FXPS7165DS4		HQFN16, plastic, thermal enhanced quad flat pack; no leads; 16 terminals; 0.8 mm pitch; 4 mm x 4 mm x 1.98 mm body	SOT1573-1												

## 4.1 Ordering options

### Table 2. Ordering options


Device	Range [kPa]	Packing	Interface	Temperature range
FXPS7165DI4T1	60 kPa to 165 kPa	Tape and reel	I <sup>2</sup> C	–40 °C to 130 °C
FXPS7165DS4T1	60 kPa to 165 kPa	Tape and reel	SPI	–40 °C to 130 °C

# 5 Block diagram



# 6 Pinning information

## 6.1 Pinning



# 6.2 Pin description

Table 3. Pin description


Pin	Pin name	Description
3	INT	Interrupt output  The output can be configured to be active low or active high. If unused, NXP recommends pin 3 be unterminated. Optionally, pin 3 can be tied to V <sub>SS</sub> .
1, 16	V <sub>CC</sub>	Power supply
4, 15	V <sub>SS</sub>	Supply return (ground)
2, 12	TESTx	Test pin. NXP recommends pins 2, and 12 be unterminated. Optionally, these pins can be tied to V <sub>SS</sub> .
5	TESTx	Test pin. NXP recommends pin 5 be tied to V <sub>CC</sub> . Optionally, this pin can be tied to V <sub>SS</sub> . This pin should <b>not</b> be left unconnected.
6, 7, 14	NC	No connect
8	SS_B	Client / Device select In I <sup>2</sup> C mode, input pin 8 must be connected to V <sub>CC</sub> with an external pull-up resistor, as shown in the application diagram. In SPI mode, input pin 8 provides the client select for the SPI port. An internal pull-up device is connected to this pin.
9	SCLK/SCL	In I <sup>2</sup> C mode, input pin 9 provides the serial clock. This pin must be connected to V <sub>CC</sub> with an external pull-up resistor, as shown in the application diagram.  In SPI mode, input pin 9 provides the serial clock. An internal pull-down device is connected to this pin.
10	MOSI	SPI data in In SPI mode, pin 10 functions as the serial data input to the SPI port. An internal pull-down device is connected to this pin.
11	MISO/SDA	SPI/I <sup>2</sup> C data out In I <sup>2</sup> C mode, pin 11 functions as the serial data input/output. Pin 11 must be connected to V <sub>CC</sub> with an external pull-up resistor, as shown in the application diagram. In SPI mode, pin 11 functions as the serial data output.
13	V <sub>CCIO</sub>	I/O supply Pin 13 must be connected to $V_{\rm CC}$ , the device supply.
17	PAD	Die attach pad Pin 17 is the die attach flag, and must be connected to $V_{\text{SS}}.$

# 7 Functional description

## 7.1 Voltage regulators

The device derives its internal supply voltage from the  $V_{CC}$  and  $V_{SS}$  pins. An external filter capacitor is required for  $V_{CC}$ , as shown in Figure 23 and Figure 24.

A reference generator provides a reference voltage for the  $\Sigma\Delta$  converter.



## 7.1.1 V<sub>CC</sub>, V<sub>REG</sub>, V<sub>REGA</sub>, undervoltage monitor

A circuit is incorporated to monitor the  $V_{CC}$  supply voltage and the internally regulated voltages  $V_{REG}$  and  $V_{REGA}$ . If any of the voltages fall below the specified undervoltage thresholds in <u>Table 104</u>, SPI and I<sup>2</sup>C transactions are terminated. Once the supply returns above the threshold, the device resumes responses.

#### 7.2 Internal oscillator

The device includes a factory trimmed oscillator.

### 7.3 Pressure sensor signal path

#### 7.3.1 Self-test functions

The device includes analog and digital self-test functions to verify the functionality of the transducer and the signal chain. The self-test functions are selected by writing to the ST\_CTRL[3:0] bits in the DSP\_CFG\_U5 register. The ST\_CTRL bits select the desired self-test connection.


Once the ENDINIT bit is set, the ST\_CTRL bits are forced to '0000'. Future writes to the ST\_CTRL bits are disabled until a device reset.

FXPS7165D4

All information provided in this document is subject to legal disclaimers.

### 7.3.1.1 P<sub>ABS</sub> common mode verification

When the  $P_{ABS}$  common mode self-test is selected, the ST\_ACTIVE bit is set, the ST\_ERROR is cleared, and the device begins an internal measurement of the common mode signal of the P-cells and compares the result against a predetermined limit. If the result exceeds the limit, the ST\_ERROR bit is set. The  $P_{ABS}$  common mode self-test repeats continuously every  $t_{ST\_INIT}$  when the ST\_CTRL bits are set to the specified value. Once the test is disabled, the ST\_ERROR bit updates with the final test result within  $t_{ST\_INIT}$  of disabling the test. The ST\_ACTIVE bit remains set until the final test result is reported. Figure 4 is an example of a user-controlled self-test procedure.



#### 7.3.1.2 Startup digital self-test verification

Four unique fixed values can be forced at the output of the sinc filter by writing to the ST\_CTRL bits as shown in <a href="Table 4">Table 4</a>. The digital self-test values result in a constant value at the output of the signal chain. After a specified time period, the SNS\_DATAx register value can be verified against the specified values in the table below. The values listed below are for the P<sub>ABS</sub> signal. When any of these self-test functions are selected, the ST\_ACTIVE bit is set. These signals can only be selected when the ENDINIT bit is not set.

FXPS7165D4

Table 4. Self-test control register

ST_CTRL[3]	ST_CTRL[2]	ST_CTRL[1]	ST_CTRL[0]	Function	SNS_DATAx register contents
1	1	0	0	Digital self-test #1	8171h
1	1	0	1	Digital self-test #2	6C95h
1	1	1	0	Digital self-test #3	807Ah
1	1	1	1	Digital self-test #4	78ACh

#### 7.3.1.3 Startup sense data fixed value verification


Four unique fixed values can be forced to the SNS\_DATAX\_x registers by writing to the ST\_CTRL bits as shown in <u>Table 5</u>. When any of these values are selected, the ST\_ACTIVE bit is set. These signals can only be selected when the ENDINIT bit is not set.

Table 5. Self-test control bits for sense data fixed value verification

ST_CTRL[3]	ST_CTRL[2]	ST_CTRL[1]	ST_CTRL[0]	Function	SNS_DATAx register contents
0	1	0	0	DSP write to SNS_DATAx_ X registers inhibited.	0000h
0	1	0	1	DSP write to SNS_DATAx_ X registers inhibited.	AAAAh
0	1	1	0	DSP write to SNS_DATAx_ X registers inhibited.	5555h
0	1	1	1	DSP write to SNS_DATAx_ X registers inhibited.	FFFFh

#### 7.3.2 ΣΔ converter

A second order sigma delta modulator converts the voltage from the analog front end to a data stream that is input to the DSP. A simplified block diagram is shown in <u>Figure 5</u>.




The sigma delta modulator operates at a frequency of 1 MHz, with the transfer function in Equation 1.

$$H(Z) = \frac{\alpha_1}{Z^2} \tag{1}$$

## 7.3.3 Digital signal processor (DSP)


A DSP is used to perform signal filtering and compensation. A diagram illustrating the signal processing flow within the DSP is shown in <u>Figure 6</u>.



#### 7.3.3.1 Decimation sinc filter

In Equation 2, the output of the  $\Sigma\Delta$  modulator is decimated and converted to a parallel value by two third-order sinc filters; the first with a decimation ratio of 24 and the second with a decimation ratio of 4.

$$H(Z) = \left(\frac{1}{24^3}\right) \times \left(\frac{1 - Z^{-24}}{1 - Z^{-1}}\right)^3 \quad H(Z) = \left(\frac{1}{4^3}\right) \times \left(\frac{1 - Z^{-4}}{1 - Z^{-1}}\right)^3 \tag{2}$$



### 7.3.3.2 Signal trim and compensation

The device includes digital trim to compensate for sensor offset, sensitivity, and nonlinearity over temperature.

### 7.3.3.3 Low-pass filter

Data from the sinc filter is processed by an infinite impulse response (IIR) low-pass filter with the transfer function and coefficients shown in <u>Equation 3</u>.

$$H(Z) = a_0 \times \frac{(n_{11} \times z^0) + (n_{12} \times z^{-1}) + (n_{13} \times z^{-2})}{(d_{11} \times z^0) + (d_{12} \times z^{-1}) + (d_{13} \times z^{-2})} \times \frac{(n_{21} \times z^0) + (n_{22} \times z^{-1}) + (n_{23} \times z^{-2})}{(d_{21} \times z^0) + (d_{22} \times z^{-1}) + (d_{23} \times z^{-2})}$$


$$\tag{3}$$

FXPS7165D4

All information provided in this document is subject to legal disclaimers.


Table 6. IIR low pass filter coefficients


Filter number	Typical –3 dB frequency	Filter order		Filter coeffic	cients (24 b	oit)	Group delay (µs)	Typical attenuation @ 1000 Hz (dB)
1	800 Hz	4	a <sub>0</sub>	0.088642612609670	_	_	418	4.95
			n <sub>11</sub>	0.029638050039039	d <sub>11</sub>	1		
			n <sub>12</sub>	0.087543281056143	d <sub>12</sub>	-1.422792640957290		
			n <sub>13</sub>	0.029695285913601	d <sub>13</sub>	0.511435253566960		
			n <sub>21</sub>	0.250241278804809	d <sub>21</sub>	1		
			n <sub>22</sub>	0.499999767379068	d <sub>22</sub>	-1.503329908017845		
			n <sub>23</sub>	0.249758953816089	d <sub>23</sub>	0.621996524706640		
2	1000 Hz	4	a <sub>0</sub>	0.129604264748411	_	_	333	2.99
			n <sub>11</sub>	0.043719804402508	d <sub>11</sub>	1		
			n <sub>12</sub>	0.087543281056143	d <sub>12</sub>	-1.300502656562698		
			n <sub>13</sub>	0.043823599710731	d <sub>13</sub>	0.430106921311110		
			n <sub>21</sub>	0.250296586927511	d <sub>21</sub>	1		
			n <sub>22</sub>	0.499999648540934	d <sub>22</sub>	-1.379959571988366	1	
			n <sub>23</sub>	0.249703764531484	d <sub>23</sub>	0.555046257157745		




NXP Semiconductors FXPS7165D4

Digital absolute pressure sensor, 60 kPa to 165 kPa







### 7.3.3.4 Absolute pressure output data scaling equation

<u>Equation 4</u> is used to convert absolute pressure readings with the variables as specified in <u>Table 7</u>. Note, the specified values apply only if the P\_CAL\_ZERO value is set to 0000h.

$$PABS_{kPa} = \frac{PABS_{LSB} - PABSOFF_{LSB}}{PABS_{SENSE}}$$
(4)

Where:

 $PABS_{kPa}$  = The absolute pressure output in kPa.

 $PABS_{LSB}$  = The absolute pressure output in LSB.

PABSOFF<sub>LSB</sub> = The internal trimmed absolute pressure output value at 0 kPa in LSB.

PABS<sub>SENSE</sub> = The trimmed absolute pressure sensitivity in LSB/kPa.

Table 7. Scaling parameters

Range	Data reading	PABSOff <sub>LSB</sub> (LSB)	PABS <sub>SENSE</sub> (LSB/kPa)
60 kPa - 165 kPa	12-bit sensor data request <sup>[1]</sup>	-1866.15	33.31
	16-bit register/data read 62h and 63h	24939.7	66.62
	Interrupt threshold registers 46h to 49h	24939.7	66.62
	16-bit sensor data request <sup>[1]</sup>	-29858.4	532.96

[1] SPI mode only. See Section 7.7.8.1 for more details.


### 7.3.4 Temperature sensor

## 7.3.4.1 Temperature sensor signal chain

The device includes a temperature sensor for signal compensation and user readability. <u>Figure 12</u> shows a simplified block diagram. Temperature sensor parameters are specified in <u>Table 104</u> and <u>Table 105</u>.

FXPS7165D4

All information provided in this document is subject to legal disclaimers.



#### 7.3.4.2 Temperature sensor output scaling equation

Equation 5 is used to convert temperature readings with the variables specified in Table 8.

$$T_{DEGC} = \frac{T_{LSB} - T0_{LSB}}{T_{SENSE}} \tag{5}$$

Where:

T<sub>DEGC</sub> = The temperature output in degrees C

 $T_{LSB}$  = The temperature output in LSB

T0<sub>LSB</sub> = The expected temperature output in LSB at 0 °C


T<sub>SENSE</sub> = The expected temperature sensitivity in LSB/°C

Table 8. Temperature conversion variables

Data reading	T0 <sub>LSB</sub> (LSB)	T <sub>SENSE</sub> LSB/C)
8-bit register read	68	1

### 7.3.5 Common mode error detection signal chain

The device includes a continuous pressure transducer common mode error detection. A simplified block diagram is shown in <u>Figure 13</u>. The common mode error signal is compared against the normal absolute pressure signal. If the comparison falls outside pre-determined limits, the CM\_ERROR bit in the DSP\_STAT register is set. Once the error condition is removed, the CM\_ERROR bit is cleared as specified in <u>Section 7.7.15</u> "DSP\_STAT - DSP specific status register (address 60h)".



# 7.4 Inter-integrated circuit (I<sup>2</sup>C) interface


The device includes an interface compliant to the NXP I<sup>2</sup>C-bus specification<sup>[4]</sup>. The device operates in client mode and includes support for standard mode, fast mode, and fast mode plus, although the maximum practical operating frequency for I<sup>2</sup>C in a given system implementation depends on several factors including the pull-up resistor values and the total bus capacitance.

# 7.4.1 I<sup>2</sup>C bit transmissions

The state of SDA when SCL is high determines the bit value being transmitted. SDA must be stable when SCL is high and change when SCL is low as shown in <u>Figure 14</u>. After the START signal has been transmitted by the host, the bus is considered busy. Timing for the start condition is specified in <u>Table 105</u>.

FXPS7165D


All information provided in this document is subject to legal disclaimers



## 7.4.2 I<sup>2</sup>C start condition


A bus operation is always started with a start condition (START) from the host. A START is defined as a high to low transition on SDA while SCL is high as shown in <u>Figure 15</u>. After the START signal has been transmitted by the host, the bus is considered busy. Timing for the start condition is specified in <u>Table 105</u>.

A start condition (START) and a repeat START condition (rSTART) are identical.



# 7.4.3 I<sup>2</sup>C byte transmission

Data transfers are completed in byte increments. The number of bytes that can be transmitted per transfer is unrestricted. Each byte must be followed by an acknowledge bit (Section 7.4.4 "I2C acknowledge and not acknowledge transmissions") from the receiver. Data is transferred with the most significant bit (MSB) first (see Figure 16). The host generates all clock pulses, including the ninth clock for the acknowledge bit. Timing for the byte transmissions is specified in Section 7.4.4 "I2C acknowledge and not acknowledge transmissions". All functions for this device are completed within the acknowledge clock pulse. Clock stretching is not used.



# 7.4.4 I<sup>2</sup>C acknowledge and not acknowledge transmissions


Each byte must be followed by an acknowledge bit (ACK) from the receiver. For an ACK, the transmitter releases SDA during the acknowledge clock pulse and the receiver pulls SDA low during the high portion of the clock pulse. Set up and hold times as specified in <u>Table 105</u> must also be taken into account.

For a not acknowledge bit (NACK), SDA remains high during the entire acknowledge clock pulse. Five conditions lead to a NACK:

- 1. No receiver is present on the bus with the transmitted address.
- 2. The addressed receiver is unable to receive or transmit because it is performing some real-time function and is not ready to start communication with the host.
- 3. The receiver receives unrecognized data or commands.
- 4. The receiver cannot receive any more data bytes.
- 5. The host-receiver signals the end of the transfer to the client transmitter.


Following a NACK, the host can transmit either a STOP to terminate the transfer, or a repeated START to initiate a new transfer.

An example ACK and NACK are shown in Figure 17.



# 7.4.5 I<sup>2</sup>C stop condition

A bus operation is always terminated with a stop condition (STOP) from the host. A STOP is defined as a low to high transition on SDA while SCL is high as shown in <u>Figure 18</u>. After the STOP has been transmitted by the host, the bus is considered free. Timing for the stop condition is specified in <u>Table 105</u>.



# 7.4.6 I<sup>2</sup>C register transfers

#### 7.4.6.1 Register write transfers

The device supports I<sup>2</sup>C register write data transfers. Register write data transfers are constructed as follows:

1. The host transmits a START condition.

FXPS7165E

All information provided in this document is subject to legal disclaimers.

- 2. The host transmits the 7-bit client address.
- 3. The host transmits a '0' for the read/write bit to indicate a write operation.
- 4. The client transmits an ACK.
- 5. The host transmits the register address to be written.
- 6. The client transmits an ACK.
- 7. The host transmits the data byte to be written to the register address.
- 8. The client transmits an ACK.
- 9. The host transmits a STOP condition.



The device automatically increments the register address allowing for multiple register writes to be completed in one transaction. In this case, the register write data transfers are constructed as follows:

- 1. The host transmits a START condition.
- 2. The host transmits the 7-bit client address.
- 3. The host transmits a '0' for the read/write bit to indicate a write operation.
- 4. The client transmits an ACK.
- 5. The host transmits the register address to be written.
- 6. The client transmits an ACK.
- 7. The host transmits the data byte to be written to the register address.
- 8. The client transmits an ACK.
- 9. The host transmits the data byte to be written to the register address +1.
- 10. The client transmits an ACK.
- 11. Repeat steps 9 and 10 until all registers are written.
- 12. The host transmits a STOP condition.

## 7.4.6.2 Register read transfers

The device supports I<sup>2</sup>C register read data transfers. Register read data transfers are constructed as follows:

- 1. The host transmits a START condition.
- 2. The host transmits the 7-bit client address.
- 3. The host transmits a '0' for the read/write bit to indicate a write operation.
- 4. The client transmits an ACK.
- 5. The host transmits the register address to be read.
- 6. The client transmits an ACK.
- 7. The host transmits a repeat START condition.
- 8. The host transmits the 7-bit client address.
- 9. The host transmits a '1' for the read/write bit to indicate a read operation.
- 10. The client transmits an ACK.
- 11. The client transmits the data from the register addressed.
- 12. The host transmits a NACK.
- 13. The host transmits a STOP condition.

FXPS7165D4




## 7.4.6.3 Sensor data register read wrap around

The device includes automatic sensor data register read wrap-around features to optimize the number of I<sup>2</sup>C transactions necessary for continuous reads of sensor data. Depending on the state of the SIDx\_EN bits in the SOURCEID\_0 and SOURCEID\_1 registers, the register address automatically wraps back to the DEVSTAT\_COPY register as shown in <u>Table 9</u>.

Table 9. Sensor data register read wrap-around description


SID1_EN	SID0_EN	Address increment and wrap-around effect	Optimized register-read sequence
0	0	Address wraps around from FFh to 00h	None
0	1	Address wraps from 63h (SNSDATA0_H) to 61h (DEVSTAT_COPY)	DEVSTAT_COPY, SNSDATA0_L, SNSDATA0_H
1	0	Address wraps from 65h (SNSDATA1_H) to 61h (DEVSTAT_COPY)	DEVSTAT_COPY, SNSDATA0_L, SNSDATA0_H, SNSDATA1_L, SNSDATA1_H
1	1	Address wraps from 69h (SNSDATA0_TIME3) to 61h (DEVSTAT_COPY)	DEVSTAT_COPY, SNSDATA0_L, SNSDATA0_H, SNSDATA1_L, SNSDATA1_H, SNSDATA0_TIME0, SNSDATA0_TIME1, SNSDATA0_TIME2, SNSDATA0_ TIME3

# 7.4.7 I<sup>2</sup>C timing diagram



# 7.5 Standard 32-bit SPI protocol

The device includes a standard SPI protocol requiring 32-bit data packets. The device is a client device and requires a low base clock value (CPOL = 0) with data captured on the rising edge of the clock and data propagated on the falling edge of the clock (CPHA = 0). The most significant bit is transferred first (MSB first). SPI transfers are completed through a sequence of two phases. During the first phase, the command is transmitted from the SPI host to the device. During the second phase, response data is transmitted from the client device. MOSI and SCLK transitions are ignored when SS B is not asserted.



#### 7.5.1 SPI command format

There are two SPI commands as shown in <u>Table 10</u>. These are the Register Access command and the Sensor Data command.

The Register Access command is a standard SPI read and write command which access the registers and are defined by field descriptions shown in <u>Section 7.5.3.1</u> through <u>Section 7.5.3.2</u>.

The Sensor Data command provides additional information such as basic and detailed sensor status if needed as defined by field descriptions shown in Section 7.5.3.3.

#### Table 10. SPI command format

MSB: bit 31; LSB: bit 0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2 1	0	
													Re	egist	er access	con	nmar	ıd													
	Command Fixed bits: must = 0h									Re	Register data								8-bit CRC												
	C[3	3:0]		0	0	0	0			R	A[7:1	]			RA[0]	RD[7:0]								CRC[7:0]							
														Sens	or data c	omn	nand														
	Comi	manc	t								Fix	ked l	oits:	mus	t = 0 0000	)h										1	B-bit	CRC	;		
	C[3	3:0]		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				CRC	[7:0]			

### Table 11. SPI command summary

	C[	3:0]		Command type	Data source SOURCEID[2:0] = C[3:1] <sup>[1]</sup>						
0	0	0	0	Unused Command (reserved for error response)	NA						
0	0	0	1	Sensor Data Request	SOURCEID = 0h						
0	0	1	0	reserved Command	NA						
0	0	1	1	Sensor Data Request	SOURCEID = 1h						
0	1	0	0	reserved Command	NA						
0	1	0	1	Sensor Data Request	SOURCEID = 2h						
0	1	1	0	reserved Command	NA						
0	1	1	1	Sensor Data Request	SOURCEID = 3h						
1	0	0	0	Register Write Request <sup>[2]</sup>	NA						
1	0	0	1	Sensor Data Request	SOURCEID = 4h						
1	0	1	0	reserved Command	NA						
1	0	1	1	Sensor Data Request	SOURCEID = 5h						
1	1	0	0	Register Read Request <sup>[3]</sup>	NA						
1	1	0	1	Sensor Data Request	SOURCEID = 6h						
1	1	1	0	Reserved Command	NA						
1	1	1	1	Sensor Data Request	SOURCEID = 7h						

Source identification code matching the value set in the SOURCEID\_X field in register 1Ah and 1Bh for the requested sensor data. Also see Section 7.5.3.3.2 "Sensor data request response message format", Table 22 and Table 24.

See Section 7.5.3.2.1.

See Section 7.5.3.1.1. [1]

## 7.5.2 SPI response format

Table 12. SPI response format

MSB: bit 31; LSB: bit 0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	T.	4 ;	3	2	1	0
			-0											e to I														.   .		_	-	_
	Com	mand		1	sic itus	Unu Da 0	ta						onte h byt						er da \[7:1								8-	bit C	RC			
	C[0],	[3:1]		ST	[1:0]	0	0	RD[15:8] RD[7:0]																	С	RC[7	:0]					
							Response to Sensor Data Request																									
	Com	mand		1	sic itus							S	enso	r Da	ta							1 -	tail itus				8-	bit C	RC			
	C[0],	[3:1]		ST	[1:0]		SD[11:0] Optional SD resolution SF[1:0]											[1:0]				С	RC[7	:0]								
											Err	or R	espo	nse	to R	egist	er R	eque	st													
	Com	mand		1	sic itus						U	nuse	ed Da	ata =	0000	)h							tail itus				8-	bit C	RC			
	C[0],	[3:1]		1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SF	[1:0]				С	RC[7	:0]			
								E	rror	Res	pons	se to	Sen	sor [	ata	Requ	uest	With	Sen	sor	Data											
	Com	mand		1 -	sic itus							S	enso	r Da	ta							1 -	tail itus				8-	bit C	RC			
	C[0],	[3:1]		1	1														SF	[1:0]	CRC[7:0]											
								En	ror R	Resp	onse	to S	enso	or Da	ta R	eque	st W	itho	ut Se	enso	r Da	ta										
	Com	mand		1 -	sic itus	x	x Unused Data = 0000h											tail itus	8-bit CRC													
0 0 0 0 1 1 x 0 0 0 0 0 0 0 0 0 0 0 0 0									0	0	0	SF	[1:0]				С	RC[7	:0]													

### 7.5.3 Command summary

#### 7.5.3.1 Register read command

The device supports a register read command. The register read command uses the upper 7 bits of the addresses defined in <u>Section 7.6 "User-accessible data array"</u> to address 8-bit registers in the register map.

The response to a register read command is shown in <u>Section 7.5.3.1.2 "Register read response message format"</u>. The response is transmitted on the next SPI message if and only if all of the following conditions are met:

- No SPI error is detected (see Section 7.5.5.3 "SPI error")
- No MISO error is detected (see Section 7.5.5.4 "SPI data output verification error")

If these conditions are met, the device responds to the register read request as shown in <a href="Section 7.5.3.1.2" "Register read response message format"</a>. Otherwise, the device responds with the error response as defined in <a href="Section 7.5.5.2" "Detailed status field"</a>. The register read response includes the register contents at the rising edge of SS\_B for the register read command.

## 7.5.3.1.1 Register read command message format

### Table 13. Register read command message format

MSB: bit 31; LSB: bit 0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
													R	egist	er access	com	ımar	d													
		mand Fixed bits: 3:0] must = 0h								Re	egiste	er ac	ldres	s				R	egist	er da	ita					;	8-bit	CRC			
1	1	0	0	0	0	0	0			R	A[7:1	]			RA[0]	0	0	0	0	0	0	0	0				CRC	[7:0]			

Table 14. Register read command message bit field descriptions

Bit field	Definition
C[3:0]	Register read command = '1100'
RA[7:0]	RA[7:1] contains the word address of the register to be read.
CRC[7:0]	Read CRC Section

#### 7.5.3.1.2 Register read response message format

# Table 15. Register read response message format

MSB: bit 31; LSB: bit 0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
												R	egis	ter a	cess	com	man	d													
							sed a 0h			giste f RA								giste of RA								8	3-bit	CRC			
0	1 1 0 ST[1:0]					0	0				RD[1	5:8]							RD[	7:0]							CRC	[7:0]			

Table 16. Register read response message bit field descriptions

Bit field	Definition
C[0], [3:1]	Register Read Command = '0110'
ST[1:0]	Status
RD[15:8]	The contents of the register addressed by RA[7:1] high byte (RA[0] = 1)
RD[7:0]	The contents of the register addressed by RA[7:1] low byte (RA[0] = 0)
CRC[7:0]	8-bit CRC

### 7.5.3.2 Register write command

The device supports a register write command. The register write command writes the value specified in RD[7:0] to the register addressed by RA[7:0].

The response to a register write command is shown in <u>Section 7.5.3.2.2 "Register write response message format"</u>. The register write is executed and a response is transmitted on the next SPI message if and only if all of the following conditions are met:

- No SPI error is detected (see Section 7.5.5.3 "SPI error")
- No MISO error is detected (see Section 7.5.5.4 "SPI data output verification error")
- · The ENDINIT bit is cleared.
  - This applies to all registers except for the RESET[1:0] bits in the DEVLOCK WR register
- · No invalid register request is detected as described below.

FXPS7165D

All information provided in this document is subject to legal disclaimers.

If these conditions are met, the register write is executed and the device responds to the register write request as shown in <u>Section 7.5.3.2.2 "Register write response message format"</u>. Otherwise, no register is written and the device responds with the error response as defined in <u>Section 7.5.2 "SPI response format"</u>. The register is not written until the transfer during which the register write was requested has been completed.

A register write command to a read-only register is not executable, but results in a valid response.

### 7.5.3.2.1 Register write command message format

Table 17. Register write command message format

MSB: bit 31: LSB: bit 0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									Register access command																						
	Command Fixed bits: Register address C[3:0] must = 0h										Re	giste	er da	ta					8	3-bit	CRC	;									
1	0	0 0 0 0 0 0 RA[7:1]							RA[0]				RD[	7:0]							CRC	[7:0]									

Table 18. Register write command message bit field descriptions

Bit field	Definition
C[3:0]	Register write command = '1000'
RA[7:0]	RA[7:1] contains the byte address of the register to be written
RD[7:0]	RD[7:0] contains the data byte to be written to address RA[7:0]
CRC[7:0]	8-bit CRC

#### 7.5.3.2.2 Register write response message format

Table 19. Register write response message format

MSB: bit 31; LSB: bit 0

31	30	0 2	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
													ı	Regis	ster a	cces	s cor	nmar	nd													
			and 3:1]		Ba: Sta			ised ata h			giste f RA											byte					8	3-bit	CRC	:		
0	1		0	0	ST[	1:0]	0	0				RD[1	5:8]							RD[	7:0]							CRC	[7:0]			

Table 20. Register write response message bit field descriptions

Bit field	Definition
C[0], [3:1]	Register Read Command = '0100'
ST[1:0]	Status
RD[15:8]	The contents of the register addressed by RA[7:1] high byte (RA[0] = 1)
RD[7:0]	The contents of the register addressed by RA[7:1] low byte (RA[0] = 0)
CRC[7:0]	8-bit CRC

#### 7.5.3.3 Sensor data request commands

The device supports standard sensor data request commands. The sensor data request command format is described in <u>Section 7.5.3.3.1 "Sensor data request command message format"</u>. The response to a sensor data request is shown in <u>Section 7.5.3.3.2 "Sensor data request response message format"</u>. The response is transmitted on the next SPI message subject to the error handling conditions specified in <u>Section 7.5.5</u>

FXPS7165D4

All information provided in this document is subject to legal disclaimers.

<u>"Exception handling"</u>. The sensor data included in the response is the sensor data at the falling edge of SS\_B for the sensor data request response.

### 7.5.3.3.1 Sensor data request command message format

#### Table 21. Sensor data request command message format

MSB: bit 31: LSB: bit 0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Comi	mand	ı								Fixe	d bit	ts: m	ust =	0 00	00h										8	8-bit	CRC			
	C[3	3:0]		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				CRC	[7:0]			

#### Table 22. Sensor data request command message bit field descriptions

Bit field	Definition
C[0]	Sensor data request command = '1'
C[3:1] = SOURCEID[2:0]	Source identification code for the requested sensor data
CRC[7:0]	8-bit CRC

#### 7.5.3.3.2 Sensor data request response message format

### Table 23. Sensor data request response message format - 12 bit data length

MSB: bit 31; LSB: bit 0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Com	mano	i	Ba: Sta					•			S	enso	r Da	ta			•				Det Sta				8	3-bit	CRC			
	C[0]	, [3:1]		ST[	1:0]						SD[1	11:0]								nal SI ution		SF[	1:0]				CRC	[7:0]			

Table 24. Sensor data request response message bit field descriptions

Bit field	Definition
C[0]	Sensor data request command = '1'
C[3:1] = SOURCEID[2:0]	Source identification code for the requested sensor data
ST[1:0]	Basic Status
SD[11:0]	Sensor data
Optional SD resolution	Optional for 16-bit Sensor data. Refer to Section 7.3.3.4.
SF[1:0]	Detailed status
CRC[7:0]	8-bit CRC

#### 7.5.3.4 Reserved commands

The device responds to reserved commands on the next SPI message subject to the error handling conditions specified in <u>Section 7.5.5 "Exception handling"</u>.

FXPS7165D4

## 7.5.3.4.1 Reserved command message format

Table 25. Reserved command message format

MSB: bit 31; LSB: bit 0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
(	Comr	mand	i	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х				8-bit	CRC			
0	0	0	0	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х				CRC	[7:0]			
0	0	1	0	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х				CRC	[7:0]			
0	1	0	0	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х				CRC	[7:0]			
0	1	1	0	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х				CRC	[7:0]			
1	0	1	0	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х				CRC	[7:0]			
1	1	1	0	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х				CRC	[7:0]			

Table 26. Reserved command message bit field descriptions

Bit field	Definition
C[3:0]	Reserved command
CRC[7:0]	8-bit CRC

#### 7.5.3.4.2 Reserved command response message format

#### Table 27. Reserved command response message format

MSB: bit 15; LSB: bit 0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Co	Command Echo Data												8-bit CRC																		
х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х				CRC	[7:0]			

Table 28. Reserved command response message bit field descriptions

Bit field	Definition
Command echo	Reserved command echo. Undefined
Data	Response data. Undefined
CRC[7:0]	8-bit CRC

### 7.5.4 Error checking

#### 7.5.4.1 Default 8-bit CRC

#### 7.5.4.1.1 Command error checking

The device calculates an 8-bit CRC on the entire 32 bits of each command. Message data is entered into the CRC calculator MSB first, consistent with the transmission order of the message. If the calculated CRC does not match the transmitted CRC, the command is ignored and the device responds with the SPI error response.

The CRC decoding procedure is as follows:

- 1. A seed value is preset into the LSB of the shift register.
- 2. Using a serial CRC calculation method, the receiver rotates the received message and CRC into the LSB of the shift register in the order received (MSB first).

FXPS7165D4

All information provided in this document is subject to legal disclaimers.

- 3. When the calculation on the last bit of the CRC is rotated into the shift register, the shift register contains the CRC check result.
- 4. If the shift register contains all zeros, the CRC is correct.
- 5. If the shift register contains a value other than zero, the CRC is incorrect.

The CRC polynomial and seed are shown in Table 29.

Table 29. SPI Command Message CRC

SPICRCSEED[3:0]	Default Polynomial	Default non-direct Seed
0000	$x^8 + x^5 + x^3 + x^2 + x + 1$	1111 1111
non-zero	$x^8 + x^5 + x^3 + x^2 + x + 1$	1111 SPICRCSEED[3:0]

## 7.5.4.1.2 Response error checking

The device calculates a CRC on the entire 32 bits of each response. Message data is entered into the CRC calculator MSB first, consistent with the transmission order of the message.

The CRC encoding procedure is as follows:

- 1. A seed value is preset into the LSB of the shift register.
- 2. Using a serial CRC calculation method, the transmitter rotates the transmitted message and CRC into the LSB of the shift register (MSB first).
- 3. Following the transmitted message, the transmitter feeds 8 zeros into the shift register, to match the length of the CRC.
- 4. When the last zero is fed into the input adder, the shift register contains the CRC.
- 5. The CRC is transmitted.

The CRC polynomial and seed are shown in <u>Table 30</u>.

Table 30. SPI Response Message CRC

SPICRCSEED[3:0]	Default Polynomial	Default non-direct Seed
0000	$x^8 + x^5 + x^3 + x^2 + x + 1$	1111 1111
nonzero	$x^8 + x^5 + x^3 + x^2 + x + 1$	1111 SPICRCSEED[3:0]

#### 7.5.5 Exception handling

After POR, there a supply error flag is set. Expected initial responses with first 4 commands are shown in Table 31.

Table 31. Expected initial responses after t<sub>POR DataValid</sub> post POR

O	
Command	Response
Command 1 (DEVSTAT READ)	Ignore response 1
Command 2 (DEVSTAT READ)	Ignore response 2
Command 3 (DEVSTAT READ)	Ignore response 3
Command 4 (ANY USER COMMAND)	Response 4 - 0X6080XXXX <sup>[1]</sup>

<sup>[1]</sup> Response 4 is 0x6080XXXX after t<sub>POR\_DataValid</sub> wait time from POR. Otherwise only after t<sub>POR\_I2C/POR\_SPI</sub> wait time from POR, response would be 0x6081 XXXX due to DEVINIT bit still set to 1.

Before soft reset, write SOURCEID\_0 in address 1Ah with a non-zero value. Address 1Ah is read back to check soft reset sanity.

FXPS7165D4

All information provided in this document is subject to legal disclaimers.

During soft reset, flash contents are reloaded into the mirror registers and during this process the supply error flag can get set based on device variation, temperature, and so forth. After 1 ms delay, the expected initial response from the first 5 commands are shown in Table 32.

Table 32. Expected initial responses after tpoR DataValid post soft reset

Command	Response
Command 1 (DEVSTAT READ)	Ignore response 1
Command 2 (DEVSTAT READ)	Ignore response 2
Command 3 (DEVSTAT READ)	Ignore response 3
Command 4 (SOURCEID_0 READ)	Response 4 - 0X6080XXXX <sup>[1]</sup>
Command 5 (ANY USER COMMAND)	Response 5 - valid response with reset value of SOURCEID_0

<sup>[1]</sup> Response 4 is 0x6080XXXX after t<sub>POR\_DataValid</sub> wait time from soft reset. Otherwise only after t<sub>POR\_I2C/POR\_SPI</sub> wait time from soft reset, response 4 would be 0x6081XXXX due to DEVINIT bit still set to 1.

#### 7.5.5.1 Basic status field

All responses include a status field (ST[1:0]) that includes the general status of the device and transmitted data as described below. The contents of the status field is a representation of the device status at the rising edge of SS B for the previous SPI command.

Table 33. Basic status field for responses to register commands

ST[1:0]		Status	Description	SF[1:0]		Priority
0	0	Device in Initialization	Device in initialization (ENDINIT not set)	0	0	3
0	1	Normal Mode	Normal mode(ENDINIT set)	0	0	4
1	0	Self-test	Self-test(ST_CTRL[3:0] not equal to '0000')	0	0	2
1	1	Internal Error Present	Detailed Status Field	Detailed Field	Status	1

#### 7.5.5.2 Detailed status field

The response to sensor data requests includes a detailed status field (SF[1:0]). The contents of the detailed status field is a representation of the device status at the rising edge of SS\_B for the previous SPI command.

Table 34. Detailed status bit field descriptions

SF[1:0]		Status Sources	DEVSTAT State
0	0	CM_ERROR Temperature error	Bit set in DSP_STAT Bit set in DEVSTAT2
0	1	User OTP memory error (UF2 or UF1) User R/W memory error (UF2) NXP OTP Memory error	U_OTP_ERR set in DEVSTAT2 U_RW_ERR set in DEVSTAT2 F_OTP_ERR set in DEVSTAT2
1	0	Test Mode active Supply error Reset error	TESTMODE bit set in DEVSTAT Bit set in DEVSTAT1 DEVRES set
1	1	MISO error SPI error	Bit set in DEVSTAT3 N/A

#### 7.5.5.3 SPI error

The following external SPI conditions result in a SPI error:

· SCLK is high when SS B is asserted.

FXPS7165D4

All information provided in this document is subject to legal disclaimers.

- The number of SCLK rising edges detected while SS B is asserted is not equal to 16.
- · SCLK is high when SS B is deasserted.
- · CRC error is detected (MOSI).
- A register write command to any register other than the DEVLOCK\_WR register is received while ENDINIT is set.

If a SPI error is detected, the device responds with the error response as described in <u>Section 7.5.5.2 "Detailed status field"</u> with the detailed status field set to "SPI Error" as defined in <u>Section 7.5.5.1 "Basic status field"</u>.


#### 7.5.5.4 SPI data output verification error

The device includes a function to verify the integrity of the data output to the MISO pin. The function compares the data transmitted on the MISO pin to the data intended to be transmitted. If any one bit does not match, a SPI MISO mismatch fault is detected and the MISO\_ERR flag in the DEVSTAT2 register is set.


If a valid sensor data request message is received during the SPI transfer with the MISO mismatch failure, the request is ignored and the device responds with the error response as described in <u>Section 7.5.5.2 "Detailed status field"</u> with the detailed status field set to "SPI Error" as defined in <u>Section 7.5.5.1 "Basic status field"</u> during the subsequent SPI message.

If a valid register write request message is received during the SPI transfer with the MISO mismatch failure, the register write is completed as requested, but the device responds with the error response as described in <a href="Section 7.5.5.2">Section 7.5.5.2</a> "Detailed status field" with the detailed status field set to "SPI Error" as defined in <a href="Section 7.5.5.1">Section 7.5.5.1</a> "Basic status field" during the subsequent SPI message.

If a valid register read request message is received during the SPI transfer with the MISO mismatch failure, the register read is ignored and the device responds with the error response as described in <u>Section 7.5.5.2</u> "<u>Detailed status field</u>" with the detailed status field set to "SPI Error" as defined in <u>Section 7.5.5.1</u> "<u>Basic status field</u>", during the subsequent SPI message.



## 7.5.6 SPI timing diagram



# 7.6 User-accessible data array

A user-accessible data array allows each device to be customized. The array consists of a one time programmable (OTP) factory-programmable block, an OTP user-programmable block, and read-only registers for data and device status. The OTP blocks incorporate independent data verification. In order to perform the OTP, a custom platform is typically used prior to PCB assembly since the VPP voltage required is much higher than the nominal supply as shown in Table 103. See application note AN12727<sup>[3]</sup>.

Table 35. User-accessible data — sensor specific information

Address	Register	Type <sup>['</sup>	1]			В	it			
			7	6	5	4	3	2	1	0
General d	evice information									
<u>00h</u>	COUNT	R				COUN	IT[7:0]			
<u>01h</u>	DEVSTAT	R	DSP_ERR	reserved	COMM_ERR	MEMTEMP_ ERR	SUPPLY_ ERR	TESTMODE	DEVRES	DEVINIT
<u>02h</u>	DEVSTAT1	R	VCCUV_ ERR	reserved	reserved	reserved	INTREGA_ ERR	INTREG_ ERR	INTREGF_ ERR	CONT_ERR
<u>03h</u>	DEVSTAT2	R	F_OTP_ERR	U_OTP_ ERR	U_RW_ERR	U_W_ ACTIVE	reserved	TEMP0_ ERR	reserved	reserved
<u>04h</u>	DEVSTAT3	R	MISO_ERR	reserved	reserved	reserved	reserved	reserved	reserved	reserved
05h to 0Dh	reserved	R				rese	rved			
<u>0Eh</u>	TEMPERATURE	R				TEM	P[7:0]			
0Fh	reserved	R				rese	rved			

Table 35. User-accessible data — sensor specific information...continued

Address	Register	Type <sup>[</sup>	1]			Е	Bit				
			7	6	5	4	3	2	1	0	
Commun	ication information				1						
<u>10h</u>	DEVLOCK_WR	R/W	ENDINIT	reserved	reserved	reserved	SUP_ ERR_DIS	reserved	RESE	ET[1:0]	
<u>11h</u>	WRITE_OTP_EN	R/W	UOTP_ WR_INIT		reserved	1	EX_ COMMTYPE	EX_PADDR	UOTP_RE	GION[1:0]	
12h to 13h	reserved	R/W				rese	erved				
<u>14h</u>	UF_REGION_W	R/W		REGION_	LOAD[3:0]		0	0	0	0	
<u>15h</u>	UF_REGION_R	R		REGION_A	ACTIVE[3:0]		0	0	0	0	
16h to 19h	reserved	UF2		reserved							
<u>1Ah</u>	SOURCEID_0	UF2	SID0_EN		reserved			SOURCE	EID_0[3:0]		
<u>1Bh</u>	SOURCEID_1	UF2	SID1_EN		reserved			SOURCE	EID_1[3:0]		
1Ch to 3Ch	reserved	UF2				rese	erved				
3Dh	SPI_CFG	UF2	reserved	DATASIZE	SPI_CRC	_LEN[1:0]		SPICROS	SEED[3:0]		
3Eh	WHO_AM_I	UF2				WHO_A	M_I[7:0]				
3Fh	I2C_ADDRESS	UF2				I2C_ADD	RESS[7:0]				
Sensor s	pecific information										
<u>40h</u>	DSP_CFG_U1	UF2		LPF	[3:0]		reserved	reserved	reserved	reserved	
41h	reserved	UF2				rese	erved				
<u>42h</u>	DSP_CFG_U3	UF2	reserved	DATATY	PE0[1:0]	reserved	DATATY	PE1[1:0]	reserved	reserved	
<u>43h</u>	DSP_CFG_U4	UF2	reserved	reserved reserved reserved		reserved	reserved	INT_OUT	reserved	reserved	
<u>44h</u>	DSP_CFG_U5	UF2	ST_CTRL[3:0]				reserved	reserved	reserved	reserved	
<u>45h</u>	INT_CFG	UF2	rese	rved	INT_F	PS[1:0]	INT_ POLARITY		reserved		
<u>46h</u>	P_INT_HI_L	UF2				P_INT_I	HI_L[7:0]				
<u>47h</u>	P_INT_HI_H	UF2				P_INT_F	II_H[15:8]				
<u>48h</u>	P_INT_LO_L	UF2				P_INT_L	-O_L[7:0]				
<u>49h</u>	P_INT_LO_H	UF2				P_INT_L	O_H[15:8]				
4Ah to 4Bh	reserved	UF2				rese	erved				
4Ch	P_CAL_ZERO_L	UF2				P_CAL_ZE	ERO_L[7:0]				
4Dh	P_CAL_ZERO_H	UF2				P_CAL_ZE	RO_H[15:8]				
4Eh to 5Eh	reserved	UF2				rese	erved				
<u>5Fh</u>	CRC_UF2	F	LOCK_UF2	0	0	0		CRC_L	JF2[3:0]		
<u>60h</u>	DSP_STAT	R		rese	erved		ST_ INCMPLT	ST_ACTIVE	CM_ERROR	ST_ERROR	
<u>61h</u>	DEVSTAT_COPY	R	DSP_ERR	reserved	COMM_ERR	MEMTEMP_ ERR	SUPPLY_ ERR	TESTMODE	DEVRES	DEVINT	
<u>62h</u>	SNSDATA0_L	R				SNSDAT	A0_L[7:0]				
<u>63h</u>	SNSDATA0_H	R				SNSDATA	A0_H[15:8]				
64h <sup>[2]</sup>	SNSDATA1_L	R				SNSDAT	A1_L[7:0]				
65h <sup>[2]</sup>	SNSDATA1_H	R				SNSDATA	\1_H[15:8]				
<u>66h</u>	SNSDATA0_ TIME0	R				SNSDATA	)_TIME[7:0]				
<u>67h</u>	SNSDATA0_ TIME1	R	SNSDATA0_TIME[15:8]								

FXPS7165D4

All information provided in this document is subject to legal disclaimers.

Table 35. User-accessible data — sensor specific information...continued

Address	Register	Type <sup>[</sup>		<u> </u>	ic illioilliati		Bit						
			7	6	5	4	3	2	1	0			
<u>68h</u>	SNSDATA0_ TIME2	R				SNSDATA	)_TIME[23:16]						
<u>69h</u>	SNSDATA0_ TIME3	R				SNSDATA	)_TIME[31:24]						
6Ah	SNSDATA0_ TIME4	R		SNSDATA0_TIME[39:32]									
6Bh	SNSDATA0_ TIME5	R		SNSDATA0_TIME[47:40]									
6Ch	P_MAX_L	R				P_M	AX[7:0]						
6Dh	P_MAX_H	R				P_M	AX[15:8]						
<u>6Eh</u>	P_MIN_L	R				P_M	1IN[7:0]						
<u>6Fh</u>	P_MIN_H	R				P_M	IN[15:8]						
70h to 77h	reserved	R				res	erved						
<u>78h</u>	FRT0	R				FR	T[7:0]						
<u>79h</u>	FRT1	R				FR	Γ[15:8]						
<u>7Ah</u>	FRT2	R				FRT	[23:16]						
<u>7Bh</u>	FRT3	R				FRT	[31:24]						
<u>7Ch</u>	FRT4	R				FRT	[39:32]						
<u>7Dh</u>	FRT5	R				FRT	[47:40]						
7Eh to 9Fh	reserved	R				res	erved						
Sensor s	pecific informatio	n - user	readable regi	sters with OT	Р								
A0h to AEh	reserved	F				res	erved						
<u>AFh</u>	CRC_F_A	F	LOCK_F_A	F	REGA_BLOCKID	[2:0]		CRC_	F_A[3:0]				
B0h to BEh	reserved	F				res	erved						
<u>BFh</u>	CRC_F_B	F	LOCK_F_B	F	REGB_BLOCKID	[2:0]		CRC_	F_B[3:0]				
Traceabil	lity Information												
<u>C0h</u>	ICTYPEID	F				ICTYF	PEID[7:0]						
<u>C1h</u>	ICREVID	F				ICRE	VID[7:0]						
<u>C2h</u>	ICMFGID	F				ICMF	GID[7:0]						
C3h	reserved	F				res	erved						
C4h	PN0	F				PN	0[7:0]						
<u>C5h</u>	PN1	F				PN	1[7:0]						
C6h	SN0	F				12	N[7:0]						
C7h	SN1	F				SN	[15:8]						
C8h	SN2	F				SN	[23:16]						
C9h	SN3	F				SN	[31:24]						
CAh	SN4	F				SN	[39:32]						
CBh	ASICWFR#	F				ASICV	VFR#[7:0]						
CCh	ASICWFR_X	F				ASICW	FR_X[7:0]						
CDh	ASICWFR_Y	F				ASICW	FR_Y[7:0]						
CEh	reserved	F				res	erved						
<u>CFh</u>	CRC_F_C	F	LOCK_F_C	F	REGC_BLOCKIE	[2:0]		CRC_	F_C[3:0]				
D0h	ASICWLOT_L	F		1		ASICWI	 LOT_L[7:0]						

Table 35. User-accessible data — sensor specific information...continued

Address	Register	Type <sup>[′</sup>	1]			E	Bit					
			7	6	5	4	3	2	1	0		
D1h	ASICWLOT_H	F				ASICWL	OT_H[7:0]					
D2h to DEh	reserved	F		reserved								
<u>DFh</u>	CRC_F_D	F	LOCK_F_D	CK_F_D REGD_BLOCKID[2:0] CRC_F_D[3:0]								
E0h	USERDATA_0	UF0				USERDA	TA_0[7:0]					
E1h	USERDATA_1	UF0				USERDA	ATA_1[7:0]					
E2h	USERDATA_2	UF0				USERDA	ATA_2[7:0]					
E3h	USERDATA_3	UF0				USERDA	ATA_3[7:0]					
E4h	USERDATA_4	UF0				USERDA	ATA_4[7:0]					
E5h	USERDATA_5	UF0				USERDA	ATA_5[7:0]					
E6h	USERDATA_6	UF0				USERDA	ATA_6[7:0]					
E7h	USERDATA_7	UF0				USERDA	ATA_7[7:0]					
E8h	USERDATA_8	UF0				USERDA	ATA_8[7:0]					
E9h	USERDATA_9	UF0				USERDA	ATA_9[7:0]					
EAh	USERDATA_A	UF0				USERDA	TA_A[7:0]					
EBh	USERDATA_B	UF0				USERDA	TA_B[7:0]					
ECh	USERDATA_C	UF0				USERDA	TA_C[7:0]					
EDh	USERDATA_D	UF0				USERDA	TA_D[7:0]					
EEh	USERDATA_E	UF0				USERDA	TA_E[7:0]					
<u>EFh</u>	CRC_UF0	F	LOCK_UF0	RE	GE_BLOCKID	[2:0]		CRC_U	JF0[3:0]			
F0h	USERDATA_10	UF1				USERDA	TA_10[7:0]					
F1h	USERDATA_11	UF1				USERDA	TA_11[7:0]					
F2h	USERDATA_12	UF1				USERDA	TA_12[7:0]					
F3h	USERDATA_13	UF1				USERDA	TA_13[7:0]					
F4h	USERDATA_14	UF1				USERDA	TA_14[7:0]					
F5h	USERDATA_15	UF1				USERDA	TA_15[7:0]					
F6h	USERDATA_16	UF1				USERDA	TA_16[7:0]					
F7h	USERDATA_17	UF1				USERDA	TA_17[7:0]					
F8h	USERDATA_18	UF1				USERDA	TA_18[7:0]					
F9h	USERDATA_19	UF1				USERDA	TA_19[7:0]					
FAh	USERDATA_1A	UF1				USERDA	TA_1A[7:0]					
FBh	USERDATA_1B	UF1				USERDA	TA_1B[7:0]					
FCh	USERDATA_1C	UF1				USERDA	TA_1C[7:0]					
FDh	USERDATA_1D	UF1		USERDATA_1D[7:0]								
FEh	USERDATA_1E	UF1		USERDATA_1E[7:0]								
<u>FFh</u>	CRC_UF1	F	LOCK_UF1	RE	GF_BLOCKID	[2:0]		CRC_U	JF1[3:0]			

### [1] Memory type codes

R — Readable register with no OTP

F — User readable register with OTP

UF2 — One time user programmable OTP location region 2
Useful for I<sup>2</sup>C read wrap around mode to support temperature data. See <u>Table 9</u> and <u>Table 67</u>.

# 7.7 Register information

### 7.7.1 COUNT - rolling counter register (address 00h)

The count register is a read-only register that provides the current value of a free-running 8-bit counter derived from the primary oscillator. A 10-bit prescaler divides the primary oscillator frequency by 1000. Therefore, the value in the register increases by one count every 100 µs and the counter rolls over every 25.6 ms.

Table 36. COUNT - rolling counter register (address 00h) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol				COUN	IT[7:0]			
Reset	0	0	0	0	0	0	0	0
Access	R	R	R	R	R	R	R	R

#### 7.7.2 Device status registers

The device status registers are read-only registers that contain device status information. These registers are readable in SPI or I<sup>2</sup>C mode.

### 7.7.2.1 DEVSTAT - device status register (address 01h)

Table 37. DEVSTAT - device status register (address 01h) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	DSP_ERR	reserved	COMM_ ERR	MEMTEMP_ ERR	SUPPLY_ ERR	TES TMODE	DEVRES	DEVINIT
Reset	1	reserved	0	0	х	0	1	1
Access	R	R	R	R	R	R	R	R

Table 38. DEVSTAT - device status register (address 01h) bit description

Bit	Symbol	Description
7	DSP_ERR	The DSP error flag is set if a DSP-specific error is present in the pressure signal DSP:  DSP_ERR = DSP_STAT[ST_INCMPLT]   DSP_STAT[CM_ERROR]   DSP_STAT[ST_ERROR]
5	COMM_ERR	The communication error flag is set if any bit in DEVSTAT3 is set:  COMM_ERR = MISO_ERR
4	MEMTEMP_ERR	The memory error flag is set if any bit in DEVSTAT2 is set:  MEMTEMP_ERR = F_OTP_ERR   U_OTP_ERR   U_RW_ERR   U_W_ACTIVE   TEMP0_ERR
3 <sup>[1]</sup>	SUPPLY_ERR	The supply error flag is set if any bit in DEVSTAT1 is set:  SUPPLY_ERR = VCCUV_ERR   INTREG_ERR   INTREGA_ERR   INTREGF_ERR    CONT_ERR
2	TESTMODE	The test mode bit is set if the device is in test mode. The TESTMODE bit can be cleared by a test mode operation or by a power cycle.  0 — Test mode is not active  1 — Test mode is active

FXPS7165D4

All information provided in this document is subject to legal disclaimers.

Table 38. DEVSTAT - device status register (address 01h) bit description...continued

Bit	Symbol	Description
1	DEVRES	The device reset bit is set following a device reset. This error is cleared by a read of the DEVSTAT register through any communication interface or on a data transmission that includes the error in the status field. <sup>[2]</sup>
		<b>0</b> — Normal operation
		1 — Device reset occurred
0	DEVINIT	The device initialization bit is set following a device reset. The bit is cleared once sensor data is valid for read through one of the device communication interfaces (t <sub>POR DataValid</sub> ).
		<b>0</b> — Normal operation
		1 — Device initialization in process

See Section 7.7.4 bit 3, supply error reporting disable bit (SUP\_ERR\_DIS).

### 7.7.2.2 DEVSTAT1 - device status register (address 02h)

Table 39. DEVSTAT1 - device status register (address 02h) bit allocation

Bit <sup>[1][2]</sup>	7	6	5	4	3	2	1	0
Symbol	VCCUV_ ERR	reserved	reserved	reserved	INTREGA_ ERR	INTREG_ ERR	INTREGF_ ERR	CONT_ERR
Reset	Х	х	х	х	х	х	х	0
Access	R	R	R	R	R	R	R	R

Table 40. DEVSTAT1 - device status register (address 02h) bit description

Bit <sup>[1][2]</sup>	Symbol	Description
7	VCCUV_ERR	The $V_{CC}$ undervoltage error bit is set if the $V_{CC}$ voltage falls below the voltage specified in Table 104. See Section 7.1 for details on the $V_{CC}$ undervoltage monitor.  0 — No error detected  1 — $V_{CC}$ voltage low
3	INTREGA_ERR	The internal analog regulator voltage out-of-range error bit is set if the internal analog regulator voltage falls outside expected limits.  0 — No error detected  1 — Internal analog regulator voltage out of range
2	INTREG_ERR	The internal digital regulator voltage out-of-range error bit is set if the internal digital regulator voltage falls outside expected limits.  0 — No error detected  1 — Internal digital regulator voltage out of range
1	INTREGF_ERR	The internal OTP regulator voltage out-of-range error bit is set if the internal OTP regulator voltage falls outside expected limits.  0 — No error detected  1 — Internal OTP regulator voltage out of range
0	CONT_ERR	The continuity monitor passes a low current through a connection around the perimeter of the device and monitors the continuity of the connection. The error bit is set if a discontinuity is detected in the connection.

FXPS7165D4

All information provided in this document is subject to legal disclaimers.

After POR and/or soft reset, see Section 7.5.5 for initialization sequence.

During POR and soft reset ignore DEVSTAT1 error flags, refer to Section 7.5.5.

A common timer is used for all error bits in the DEVSTAT1 register. If any supply error is present, the timer is reset to t<sub>UVOV\_RCV</sub>. This bit is cleared based on the state of the SUP\_ERR\_DIS bit in the DEVLOCK\_WR register as shown in Section 7.7.4.

Table 40. DEVSTAT1 - device status register (address 02h) bit description...continued

Bit <sup>[1][2]</sup>	Symbol	Description
		0 — No error detected
		1 — Error detected in the continuity of the edge seal monitor circuit

## 7.7.2.3 DEVSTAT2 - device status register (address 03h)

Table 41. DEVSTAT2 - device status register (address 03h) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	F_OTP_ ERR	U_OTP_ ERR	U_RW_ERR	U_W_ ACTIVE	reserved	TEMP0_ ERR	reserved	reserved
Reset	0	0	0	0	reserved	0	reserved	reserved
Access	R	R	R	R	R	R	R	R

Table 42. DEVSTAT2 - device status register (address 03h) bit description

Bit	Symbol	Description
7	F_OTP_ERR	The NXP factory OTP array error bit is set if a fault is detected in the factory OTP array. This error is cleared by a read of the DEVSTAT2 register through any communication interface or on a data transmission that includes the error in the status field.  0 — No error detected  1 — Error detected in the NXP factory OTP array
6	U_OTP_ERR	The user OTP array error bit is set if a fault is detected in the user OTP array. This error is cleared by a read of the DEVSTAT2 register through any communication interface or on a data transmission that includes the error in the status field.  0 — No error detected  1 — Error detected in the user OTP array
5	U_RW_ERR	When ENDINIT is set, an error detection is enabled for all user writable registers. The error detection code is continuously calculated on the user writable registers and verified against a previously calculated error detection code. If a mismatch is detected in the error detection, the U_RW_ERR bit is set. This error is cleared by a read of the DEVSTAT2 register through any communication interface or on a data transmission that includes the error in the status field.  0 — No error detected  1 — Error detected in the user read/write array
4	U_W_ACTIVE	The user OTP write in process status bit is set if a user initiated write to OTP is in process. The U_W_ACTIVE bit is automatically cleared once the write to OTP is complete.  0 — No OTP write in process  1 — OTP write in process
2	TEMP0_ERR	The temperature error bit is set if an overtemperature or undertemperature condition exists. This error is cleared by a read of the DEVSTAT2 register through any communication interface or on a data transmission that includes the error in the status field.  0 — No error detected  1 — Overtemperature or undertemperature error condition detected

During POR and soft reset ignore DEVSTAT1 error flags, refer to Section 7.5.5.

A common timer is used for all error bits in the DEVSTAT1 register. If any supply error is present, the timer is reset to t<sub>UVOV\_RCV</sub>. This bit is cleared based on the state of the SUP\_ERR\_DIS bit in the DEVLOCK\_WR register as shown in Section 7.7.4.

## 7.7.2.4 DEVSTAT3 - device status register (address 04h)

Table 43. DEVSTAT3 - device status register (address 04h) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	MISO_ERR	reserved						
Reset	0	reserved						
Access	R	R	R	R	R	R	R	R

Table 44. DEVSTAT3 - device status register (address 04h) bit description

Bit	Symbol	Description
7	MISO_ERR	In SPI mode, the MISO data mismatch flag is set when a MISO Data mismatch fault occurs. The MISO_ERROR bit is cleared by a read of the DEVSTAT3 register through any communication interface, or by a status transmission including the error status through the SPI.  1 — No error detected 1 — MISO data mismatch

### 7.7.3 TEMPERATURE - temperature register (address 0Eh)

The temperature register is a read-only register that provides a temperature value for the IC. The temperature value is specified in the temperature sensor signal chain section of Table 104.

**Note:** The device is only guaranteed to operate within the temperature limits specified in <u>Section 10 "Static characteristics "</u>.

Table 45. TEMPERATURE - temperature register (address 0Eh) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	TEMP[7:0]							
Reset	0	0	0	0	0	0	0	0
Access	R	R	R	R	R	R	R	R

### 7.7.4 DEVLOCK\_WR - lock register writes register (address 10h)

The lock register writes register is a read/write register that contains the ENDINIT bit and reset control bits.

Table 46. DEVLOCK\_WR - lock register writes register (address 10h) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	ENDINIT	reserved	reserved	reserved	SUP_ERR_DIS	reserved	RESE	T[1:0]
Factory default	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 47. DEVLOCK\_WR - lock register writes register (address 10h) bit description

Bit	Symbol	Description
7	ENDINIT	The ENDINIT bit is a control bit used to indicate that the user has completed all device and system level initialization tests. Once the ENDINIT bit is set, writes to all writable register bits are inhibited except for the DEVLOCK_WR register. Once set, the ENDINIT bit can only be cleared by a device reset.  When ENDINIT is set, the following occurs:  • An error detection is enabled for all user writable registers. The error detection code is
		continuously calculated on the user writable registers and verified against a previously calculated error detection code.  • Self-test is disabled and inhibited.
		Register writes are inhibited except for the RESET[1:0] bits in the DEVLOCK WR register.
3	SUP_ERR_DIS	The supply error disable bit allows the user to disable reporting of the supply errors in the SPI status fields.  In SPI Mode:
		O: No Response until the supply monitor timer expires. The Sensor Data Field Error Code is transmitted for one response after the supply monitor timer expires. All supply errors are cleared by a read of the DEVSTAT1 register through any communication interface or on a data transmission that includes the error in the status field if and only if the timer has reached zero.
		• 1: No Responses occur if the timer is non-zero. The error is cleared when the timer reaches zero and normal transmissions resume.
		In I <sup>2</sup> C Mode (0 or 1):
		<ul><li>No response until the supply monitor timer expires.</li><li>All supply errors are cleared by a read of the DEVSTAT1 register.</li></ul>
1 to 0	RESET[1:0]	To reset the device, three consecutive register write operations must be performed in the order shown in <u>Table 48</u> , or the device will not reset. <sup>[1]</sup>

<sup>[1]</sup> After POR and/or soft reset, see  $\underline{\text{Section 7.5.5}}$  for initialization sequence.

Table 48. Device reset command sequence

Register write to DEVLOCK_WR	RESET[0]	RESET[1]	Effect					
Register write 1	0	0	No effect					
Register write 2	1	1	No effect					
Register write 3	0	1	Device RESET					

The response to a register write returns the new register value, including the values written to the RESET[1:0] bits. After the third register write command, the device initiates a reset and therefore does not transmit a response to this command or an acknowledge in I<sup>2</sup>C mode. The response to a register read returns '00' for RESET[1:0] and terminates the reset sequence. The reset control bits are not included in the read/write array error detection.

## 7.7.5 WRITE\_OTP\_EN - write OTP enable register (address 11h)

The write OTP enable register is a user programmed read/write register that allows the user to write the contents of the user programmed OTP array mirror registers to the OTP registers. This register is included in the user read/write array error detection.

This register is readable and writable in SPI and I<sup>2</sup>C modes.

FXPS7165D4

All information provided in this document is subject to legal disclaimers.

Table 49. WRITE\_OTP\_EN - write OTP enable register - (address 11h) bit allocation

Bit	7	6	5	4	3	2	1	0
Name	UOTP_WR_INIT	Reserved	Reserved	Reserved	EX_COMMTYPE	EX_PADDR	UOTP_RE	GION[1:0]
Access	R/W	R/W	R/W	v	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Register writes executed by the user to the user programmed OTP array only update the mirror register contents for the OTP array, not the actual OTP registers. To copy the values to the actual OTP registers, a write must be executed to the WRITE\_OTP\_EN register with the UOTP\_WR\_INIT bit set. The state of the UOTP\_REGION[1:0], the EX\_COMMTYPE, and the EX\_PADDR bits in the command determine which region of OTP is written to as shown in Table 50.

Table 50. Writes for OTP registers

EX_COMMTYPE	EX_PADDR	UOTP_REGION[1]	UOTP_REGION[0]	OTP write operation	Special conditions
x	x	0	0	Write the current contents of the UF0 registers to OTP	_
x	x	0	1	Write the current contents of the UF1 registers to OTP	_
0	0	1	0	Reserved for future use.	_
0	1	1	0	Reserved for future use.	_
1	0	1	0	Reserved for future use.	_
1	1	1	0	Write the current contents of the UF2 registers to OTP.	Excluding LPF. LPF defaults to 1000 Hz at POR.
х	х	1	1	Reserved for future use	_

The UF0 and UF1 user OTP regions as well as the NXP programmed F OTP regions share common mirror registers. For this reason, writes to the OTP for each region must be completed independently according to the procedure below.

Once a region is written using the OTP Write sequence, the LOCK\_Uxxx bit in the appropriate CRC\_xxx register is automatically set, locking the array from future writes. Once a region is locked, an error detection is activated to detect changes to the register values. Register values in the UF2 region can be overwritten using register write commands, but no new values can be written to the OTP.

The procedure for writing to the user OTP array UF0 and UF1 regions is listed below:

- 1. Read the appropriate CRC\_UFx register and confirm the LOCK\_Uxx bit is not set.
- 2. Write the desired values to the user array registers for only the region to be written using the procedures in Section 7.7.6 "UF\_REGION\_W, UF\_REGION\_R UF region selection registers (address 14h, 15h)".

  The user must take care to ensure that the proper data is written to each region. If a register write is executed to a new region, the base address changes to the new region. The previous data written to the register block remains in the shared registers and is written to OTP if the Write OTP sequence is completed.
- 3. Execute a write to the WRITE\_OTP\_EN register with the appropriate bits set for the desired region to program.
  - Once the WRITE\_OTP\_EN register write is completed, a CRC is calculated for the data to be written to the region, the register values are written to OTP and the region is locked from future writes. The UOTP\_WR\_INIT bit remains set.
- 4. Delay 10 ms to allow the device to complete the writes to OTP.
- 5. Verify that the OTP write has successfully completed by reading back all of the OTP registers using register read commands as defined in <a href="Section 7.7.6">Section 7.7.6 "UF\_REGION\_W, UF\_REGION\_R UF region selection registers (address 14h, 15h)"</a>.
- 6. Repeat steps 1 through 4 for all regions to be programmed.

The procedure for writing to the user OTP array UF2 region is listed below:

- 1. Read the CRC UF2 register and confirm the LOCK UF2 bit is not set.
- 2. Write the desired values to the user array registers.

FXPS7165D4

All information provided in this document is subject to legal disclaimers.

- 3. Execute a write to the WRITE\_OTP\_EN register with region 2 selected and the EX\_COMMTYPE and EX\_PADDR bits set as shown in <u>Table 50</u>.
  - Once the WRITE\_OTP\_EN register write is completed, a CRC is calculated for the data to be written to the region, the register values are written to OTP and the region is locked from future writes. The UOTP\_WR\_INIT bit remains set.
- 4. Delay 10 ms to allow the device to complete the writes to OTP.
- 5. Verify that the OTP write successfully completed by reading back all of the OTP registers using register read commands.

#### 7.7.6 UF REGION W, UF REGION R - UF region selection registers (address 14h, 15h)

The UF region load register is a user read/write register that contains the control bits for the UF0 and UF1 regions to be accessed. This register is included in the user read/write array error detection. The UF region active register is a read-only register that contains the status bits for the UF0 and UF1 regions to be accessed. This register is included in the user read/write array error detection.

The UF\_REGION\_W register is readable and writable in SPI mode or I<sup>2</sup>C mode. The UF\_REGION\_R register is readable in SPI mode or I<sup>2</sup>C mode.

Table 51. UF REGION W - UF region selection register (address 14h) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol		REGION_LOAD[3:0]				0	0	0
Factory default	1	1	1	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 52. UF\_REGION\_R - UF region selection register (address 15h) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol		REGION_A	CTIVE[3:0]		0	0	0	0
Factory default	1	1	1	0	0	0	0	0
Access	R	R	R	R	R	R	R	R

The user OTP regions UF0, UF1, and F share a block of 16 registers. Prior to reading the registers via any communication interface, the user must ensure that the desired OTP registers are loaded into the readable registers. Below is the necessary procedure to ensure proper reading of the UF0, UF1, and F registers.

1. Write the desired address range to be read to the REGION\_LOAD[3:0] bits in the UF\_REGION\_W register.

Table 53. REGION\_LOAD Bit Definitions

RE	GION_I	_OAD[3	3:0]	OTP register addresses loaded into the readable registers					
0	0	0	0	ot applicable					
0	0	0	1	ot applicable					
00	10 thro	ugh 100	01	reserved					
1	0	1	0	Address Range A0h through AFh					
1	0	1	1	Address Range B0h through BFh					
1	1	0	0	Address Range C0h through CFh					
1	1	0	1	ddress Range D0h through DFh					
1	1	1	0	Address Range E0h through EFh					
1	1	1	1	Address Range F0h through FFh					

FXPS7165D4

All information provided in this document is subject to legal disclaimers.

- 2. Add a delay of minimum 50 µs.
- 3. Optional: Execute a register read of the UF\_REGION\_R register and confirm the REGION\_ACTIVE[3:0] bits match the values written to the REGION\_LOAD[3:0] bits in the UF\_REGION\_W register.

Table 54. REGION\_ACTIVE Bit Definitions

REC	GION_A	CTIVE[	3:0]	OTP register addresses loaded into the readable registers			
0	0	0	0	Load of OTP registers is in process			
0	0	0	1	The contents of the shared registers has been over-written by the user			
00	010 thro	ugh 100	)1	not applicable			
1	0	1	0	Address Range A0h through AFh			
1	0	1	1	Address Range B0h through BFh			
1	1	0	0	Address Range C0h through CFh			
1	1	0	1	ddress Range D0h through DFh			
1	1	1	0	Address Range E0h through EFh			
1	1	1	1	Address Range F0h through FFh			

- 4. Execute a Register Read of the desired registers from the UF0, UF1 or F register section. Complete all desired Register Reads of the selected UF Region.
- 5. Repeat steps 1 through 4 for the next desired UF region to read.

#### Notes:

- The user must take care to ensure that the desired registers are addressed. For example, if the REGION\_LOAD bits are set to Ah and the user executes a read of address C2h, the contents of registers A2h is transmitted. No error detection is included other than a read of the REGION\_ACTIVE bits.
- In SPI and I<sup>2</sup>C modes, once the ENDINIT bit is set, writes to registers other than the RESET[1:0] bits are inhibited. For this reason, reads of the UF0, UF1, and F registers are only possible for the region selected by the REGION ACTIVE bits at the time ENDINIT is set.

#### 7.7.7 SOURCEID x - source identification registers (address 1Ah, 1Bh)

The source identification registers are user programmed read/write registers that contain the source identification information used in SPI Mode. These registers are included in the read/write array error detection.

Table 55. SOURCEID 0 - source identification register (address 1Ah) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	SID0_EN	reserved	reserved	reserved		SOURCE	ID_0[3:0]	
Factory default	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 56. SOURCEID 1 - source identification register (address 1Bh) bit allocation

9								
Bit	7	6	5	4	3	2	1	0
Symbol	SID1_EN	reserved	reserved	reserved		SOURCE	ID_1[3:0]	
Factory default	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

FXPS7165D4

### 7.7.7.1 Data source enable bits (SIDx\_EN)

The SIDx\_EN are control bits for both  $I^2C$  and SPI modes. In  $I^2C$  mode, they configure the automatic register read wrap-around feature to optimize the number of  $I^2C$  transactions. See Section 7.4.6.3 and Table 9 for details.

In SPI mode, the SIDx\_EN bits enable and map the data source (SNSDATA0, SNSDATA1) to the associated source identification as described in <u>Table 11</u>. Additionally, the SPI error response monitoring can be mapped to the SOURCEID x channels. SPI error responses are detailed in <u>Section 7.5.4 "Error checking"</u>.

Table 57. Source ID enable

Source ID	Source ID Enable (SIDx_EN)	Transmitted data
SOURCEID_0	0	SPI error response
	1	SNSDATA0
SOURCEID_1	0	SPI error response
	1	SNSDATA1

In I<sup>2</sup>C mode, the SOURCEID\_x registers are readable and writable but have no effect on the device. See <u>Table 11</u>, for details regarding the effect of the SIDx\_EN bits.

#### 7.7.8 SPI Configuration Control Register (SPI\_CFG, Address 3Dh)

In SPI mode, the SPI configuration control register is a user programmed read/write register that contains the SPI protocol configuration information. This register is included in the read/write array error detection. This register is readable and writable in SPI mode or I<sup>2</sup>C mode

Table 58. SPI CFG Register (address 3Dh) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	reserved	DATASIZE	SPI_CRC_LEN[1:0]		:0] SPICRCSEED[3:0]			
Factory default	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

#### 7.7.8.1 SPI Data Field Size (DATASIZE)

The SPI data field size bit controls the size of the SPI data field as shown in Table 59.

Table 59. DATASIZE Bit Definition

DATASIZE	SPI Data Field Size
0	12-Bits
1	16-Bits

#### 7.7.8.2 SPI CRC Length and Seed Bits

The SPI\_CRC\_LEN[1:0] bits select the CRC length for SPI Mode as shown in the table below. The SPI CRC seed bits contain the seed used for the SPI Mode. The default SPI CRC is an 8-bit. When the SPI\_CRC\_LEN[1:0] bits are set to a non-zero value using a Register Write command, the SPI CRC changes as defined in the table. The new polynomial value is enabled for both MISO and MOSI on the next SPI Mode command. The default seed (SPICRCSEED[3:0] = 0h) is FFh for an 8-bit CRC. When the value is changed to a non-zero value using a Register Write command, the SPI CRC seed changes to the value programmed as shown in the table. The new seed value is enabled for both MISO and MOSI on the next SPI Mode command.

FXPS7165D4

All information provided in this document is subject to legal disclaimers.

Table 60. SPI CRC Definition

SPI_CRC	_LEN[1:0]	SPICRCSEED	CRC Polynomial	CRC Seed
0	0	0	$x^8 + x^5 + x^3 + x^2 + x + 1$	1111, 1111
0	0	non-zero	$x^8 + x^5 + x^3 + x^2 + x + 1$	0000, SPICRCSEED[3:0]
0	1	0	x <sup>4</sup> + 1	1010
0	1	non-zero	x <sup>4</sup> + 1	SPICRCSEED[3:0]
1	0	0	x <sup>3</sup> + x + 1	111
1	0	non-zero	x <sup>3</sup> + x + 1	SPICRCSEED[2:0]
1	1	0	x <sup>3</sup> + x + 1	111
1	1	non-zero	x <sup>3</sup> + x + 1	SPICRCSEED[2:0]

#### 7.7.9 WHO\_AM\_I - who am I register (address 3Eh)

The WHO\_AM\_I register is a user programmed read/write register that contains the unique product identifier. This register is included in the read/write array error detection.

Table 61. WHO\_AM\_I - device identification register (address 3Eh) bit allocation

<b>– –</b>		•	`	,				
Bit	7	6	5	4	3	2	1	0
Symbol				WHO_A	M_I[7:0]			
Factory default (stored value)	0	0	0	0	0	0	0	0
Factory default (read value)	1	1	0	0	0	1	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The default register value is 00h. If the register value is 00h, a value of C4h is transmitted in response to a read command. For all other register values, the actual register value is transmitted in response to a read command.

Table 62. WHO\_AM\_I register values

WHO_AM_I register value (hex)	Response to a register read command
00h	C4h
01h to FFh	Actual register value

# 7.7.10 I2C\_ADDRESS - I<sup>2</sup>C client address register (address 3Fh)

The I<sup>2</sup>C client address register is a user programmed read/write register that contains the unique I<sup>2</sup>C client address. The register is readable in all modes. This register is included in the read/write array error detection.

Table 63. I2C ADDRESS - I<sup>2</sup>C client address register (address 3Fh) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol				I2C_ADDI	RESS[7:0]			
Factory Default (stored value)	0	0	0	0	0	0	0	0
Factory Default (read value)	0	1	1	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The default register value is 00h. If the register value is 00h, the  $I^2C$  client address is 60h and a value of 60h is transmitted in response to a read command. If the register is written to a value other than 00h, the  $I^2C$  client address is the lower seven bits of the actual register value and the actual register value is transmitted in response to a read command.

## 7.7.11 DSP Configuration Registers (DSP\_CFG\_Ux)

The DSP Configuration registers (DSP\_CFG\_Ux) are a series of registers that affect the DSP data path.

FXPS7165D4

All information provided in this document is subject to legal disclaimers.

There are 4 DSP Configuration registers which are DSP\_CFG\_U1, DSP\_CFG\_U3, DSP\_CFG\_U4, and DSP\_CFG\_U5.

#### 7.7.11.1 DSP\_CFG\_U1 - DSP user configuration #1 register (address 40h)

The DSP user configuration register #1 is a user programmable read/write register that contains DSP-specific configuration information. This register is included in the read/write array error detection.

Changes to this register reset the DSP data path. The contents of the SNSDATA\_x registers are not guaranteed until the DSP has completed initialization as specified in <u>Table 105</u>. Reads of the SNSDATA\_x registers and sensor data requests should be prevented during this time.

Table 64. DSP CFG U1 - DSP user configuration #1 register (address 40h) bit allocation

_	_		0		,		,	
Bit	7 6		5	4	3	2	1	0
Symbol	LPF[3:0]				reserved	reserved	reserved	reserved
Factory default	default 0 0		1	1	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 65. Low-pass filter selection bits (LPF[3:0])

LPF[3]	LPF[2]	LPF[1]	LPF[0]	Low Pass Filter Type
0	0	1	0	800 Hz, 4-Pole
0	0	1	1	1000 Hz, 4-Pole <sup>[1][2]</sup>

<sup>[1]</sup> Default is 1000 Hz.

Note: Using values other than those listed in Table 65 causes an error in the DEVSTAT.

#### 7.7.11.2 DSP\_CFG\_U3 - DSP user configuration #3 register (address 42h)

The DSP user configuration register #3 is a user programmable read/write register that contains DSP-specific configuration information. This register is included in the read/write array error detection.

Changes to this register reset the DSP data path. The content of the SNSDATA\_x registers are not guaranteed until the DSP has completed initialization. Reads of the SNSDATA\_x registers and sensor data requests should be prevented during this time.

This register is readable and writeable in SPI mode, and I<sup>2</sup>C mode.

Table 66. DSP CFG U3 - DSP user configuration #3 register (address 42h) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	reserved	DATATY	PE0[1:0]	reserved	DATATY	PE1[1:0]	reserved	reserved
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

#### 7.7.11.2.1 DSP data type 0 selection bits (DATATYPE0)

The DSP data type 0 selection bits select the type of data to be included in the SNSDATA0\_L and SNSDATA0 H registers.

FXPS7165D4

<sup>[2]</sup> In case of POR, filter reverts to the default.

Table 67. DATATYPE0[1:0]

DATATYPE0[1]	DATATYPE0[0]	SNSDATA register contents
0	1	Absolute pressure (P <sub>ABS</sub> )
1	1	Temperature

#### 7.7.11.2.2 DSP data type 1 selection bits (DATATYPE1)

The DSP data type 1 selection bits select the type of data to be included in the SNSDATA1\_L and SNSDATA1\_H registers.

#### Table 68. DATATYPE1[1:0]

DATATYPE1[1]	DATATYPE1[0]	SNSDATA register contents
0	1	Absolute pressure (P <sub>ABS</sub> )
1	1	Temperature

#### 7.7.11.3 DSP\_CFG\_U4 - DSP user configuration #4 register (address 43h)

The DSP user configuration register #4 is a user programmable read/write register that contains DSP-specific configuration information. This register is included in the read/write array error detection.

Table 69. DSP\_CFG\_U4 - DSP user configuration #4 register (address 43h) bit allocation

	_			• (				
Bit	7	6	5	4	3	2	1	0
Symbol	reserved	reserved	reserved	reserved	reserved	INT_OUT	reserved	reserved
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

#### Table 70. DSP\_CFG\_U4 - DSP user configuration #4 register (address 43h) bit description

Bi	t	Symbol	Description
2		INT_OUT	The interrupt pin configuration bit selects the mode of operation for the interrupt pin.  0 — Open drain, active high with pull-down current  1 — Open drain, active low with pullup current

#### 7.7.11.4 DSP CFG U5 - DSP user configuration #5 register (address 44h)

The DSP user configuration register #5 is a read/write register that contains DSP-specific configuration information. This register is included in the read/write array error detection.

Table 71. DSP CFG U5 - DSP user configuration #5 register (address 44h) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	ST_CTRL[3:0] reserved							
Factory default	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 72. DSP\_CFG\_U5 - DSP user configuration #5 register (address 44h) bit description

Bit	Symbol	Description
7 to 4	ST_CTRL[3:0]	The self-test control bits select one of the various analog and digital self-test features of the device as shown in Table 73. The self-test control bits are not included in the read/write array error detection.
3 to 0	reserved	These bits are reserved.

FXPS7165D4

All information provided in this document is subject to legal disclaimers.

Table 73. Self-Test Control Bits (ST CTRL[3:0])

ST_ CTRL[3]	ST_ CTRL[2]	ST_ CTRL[1]	ST_ CTRL[0]	Function	SNS_DATAx_X Contents (16-bit data)
0	0	0	0	Normal Pressure Signal	16-bit Absolute Pressure Data
0	0	0	1	P-Cell Common Mode Verification	16-bit Absolute Pressure Data
0	0	1	0	reserved	reserved
0	0	1	1	reserved	reserved
0	1	0	0	DSP write to SNS_DATAx_X registers inhibited.	0000h
0	1	0	1	DSP write to SNS_DATAx_X registers inhibited.	AAAAh
0	1	1	0	DSP write to SNS_DATAx_X registers inhibited.	5555h
0	1	1	1	DSP write to SNS_DATAx_X registers inhibited.	FFFFh
1	0	0	0	reserved	reserved
1	0	0	1	reserved	reserved
1	0	1	0	reserved	reserved
1	0	1	1	reserved	reserved
1	1	0	0	Digital Self-Test 0	Digital Self-Test Output
1	1	0	1	Digital Self-Test 1	Digital Self-Test Output
1	1	1	0	Digital Self-Test 2	Digital Self-Test Output
1	1	1	1	Digital Self-Test 3	Digital Self-Test Output

#### 7.7.12 INT\_CFG - interrupt configuration register (address 45h)

The interrupt configuration register contains configuration information for the interrupt output. This register can be written during initialization but is locked once the ENDINIT bit is set (see <a href="Section 7.7.4">Section 7.7.4</a> "DEVLOCK WR - lock register writes register (address 10h)"). The register is included in the read/write array error detection.

Table 74. INT\_CFG - interrupt configuration register (address 45h) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	rese	rved	INT_F	S[1:0]	INT_POLARITY		reserved	
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 75. INT\_CFG - interrupt configuration register (address 45h) bit description

Bit	Symbol	Description
5 to 4	INT_PS[1:0]	The INT_PS[1:0] bits set the programmable pulse stretch time for the interrupt output. Pulse stretch times are derived from the internal oscillator, so the tolerance on this oscillator applies.  00 — 0 ms  01 —16.000 ms to 16.512 ms  10 — 64.000 ms to 64.512 ms  11 — 256.000 ms to 256.512 ms  If the pulse stretch function is programmed to '00', the interrupt pin is asserted if and only if the interrupt condition exists after the most recent evaluated sample. The interrupt pin is deasserted if and only if an interrupt condition does not exist after the most recent evaluated sample.
		If the pulse stretch function is programmed to a non-zero value, the interrupt pin is controlled only by the value of the pulse stretch timer value. If the pulse stretch timer value is non-zero, the interrupt pin is asserted. If the pulse stretch timer is zero, the interrupt pin is deasserted. The pulse stretch counter continuously decrements until it reaches zero. The pulse stretch counter is reset to the programmed pulse stretch value if and only if an interrupt condition exists after the most recent evaluated sample.
3	INT_POLARITY	The interrupt polarity bit controls whether the interrupt is activated for values within or outside the window selected by the high and low threshold registers. With this bit and the programmable thresholds, a window comparator can be programmed for activation either within or outside a window.  1 — Interrupt activated, if the value is inside the window

FXPS7165D4

All information provided in this document is subject to legal disclaimers.

# 7.7.13 P\_INT\_HI, P\_INT\_LO - interrupt window comparator threshold registers (address 46h to 49h)

The interrupt threshold registers contain the high and low window comparator thresholds for pressure to be used to activate and deactivate the interrupt output. These registers can be written during initialization but are locked once the ENDINIT bit is set (see <a href="Section 7.7.4">Section 7.7.4 "DEVLOCK\_WR - lock register writes register (address 10h)"</a>). The register is included in the read/write array error detection.

Table 76. P\_INT\_HI, P\_INT\_LO - interrupt window comparator threshold registers (address 46h to 49h) bit allocation

anocation	•											
Location			Bit									
Address	Register	8	7	6	5	4	3	2	1	0		
46h	PIN_INT_HI_L				Р	IN_INT_HI[7:	0]					
47h	PIN_INT_HI_H				PI	N_INT_HI[15	:8]					
48h	PIN_INT_LO_L				Р	IN_INT_LO[7	:0]					
49h	PIN_INT_LO_H				PII	N_INT_LO[1	5:8]					
Reset		0	0	0	0	0	0	0	0	0		
Access		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		

The pressure threshold registers hold independent unsigned 16-bit values for a high and a low threshold. The window comparator threshold alignment is shown in <u>Section 7.3.3.4 "Absolute pressure output data scaling equation"</u>.

If either the high or low threshold is programmed to 0000h, comparisons are disabled for that threshold only. The interrupt comparison still functions for the opposite threshold. If both the high and low thresholds are programmed to 0000h, the interrupt output is disabled.

#### 7.7.14 P CAL ZERO - pressure calibration registers (address 4Ch, 4Dh)

The pressure calibration registers contain user programmable values to adjust the offset of the absolute pressure.

These registers can be written during initialization but are locked once the ENDINIT bit is set (see Section 7.7.4 "DEVLOCK\_WR - lock register writes register (address 10h)"). These registers are included in the read/write array error detection. Changes to these registers reset the DSP data path. The contents of the SNSDATA\_x registers are not guaranteed until the DSP has completed initialization, as specified in Table 105. Reads of the SNSDATA\_x registers and sensor data requests should be prevented during this time.

Table 77. P\_CAL\_ZERO - pressure calibration registers (address 4Ch, 4Dh) bit allocation

Location					В	it				
Address	Register	7	7 6 5 4 3 2 1						0	
4Ch	P_CAL_ZERO_L		P_CAL_ZERO[7:0]							
4Dh	P_CAL_ZERO_H				P_CAL_ZI	ERO[15:8]				
Reset		0	0	0	0	0	0	0	0	
Access	Access		R/W	R/W	R/W	R/W	R/W	R/W	R/W	

The P\_CAL\_ZERO register value is a signed 16-bit value that is directly added to the internally calibrated pressure signal value as shown in <u>Equation 6</u>. The equation applies to the values in the 16-bit SNSDATA registers.

$$PABS_{LSB} = SNSDATA + User \quad Offset$$
 (6)

XPS7165D4

**Product data sheet** 

All information provided in this document is subject to legal disclaimers.

**Note:** The pressure calibration registers enable range and resolution options beyond the specified values of the device. The user must take care to ensure that the value stored in this register does not result in a compressed output range or a railed output.

#### 7.7.15 DSP\_STAT - DSP specific status register (address 60h)

The DSP status register is a read-only register that contains sensor data-specific status information.

Table 78. DSP\_STAT - DSP-specific status register (address 60h) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	reserved	reserved	reserved	reserved	ST_INCMPLT	ST_ACTIVE	CM_ERROR	ST_ERROR
Factory default	0	0	0	0	1	0	0	0
Access	R	R	R	R	R	R	R	R

Table 79. DSP STAT - DSP-specific status register (address 60h) bit description

Bit	Symbol	Description
3	ST_INCMPLT	The self-test incomplete bit is set after a device reset and is only cleared when one of the analog or digital self-test modes is enabled in the ST_CTRL register (ST_CTRL[3] = '1'   ST_CTRL[2] = '1'   ST_CTRL[1] = '1'   ST_CTRL[0] = '1').  1 — An analog or digital self-test has been activated since the last reset.  1 — No analog or digital self-test has been activated since the last reset.
2	ST_ACTIVE	The self-test active bit is set if any self-test mode is active. The self-test active bit is cleared when no self-test mode is active.  ST_ACTIVE= ST_CTRL[3]   ST_CTRL[2]   ST_CTRL[1]   ST_CTRL[0]
1	CM_ERROR	The absolute pressure common mode error status bit is set if the common mode value of the analog front end exceeds predetermined limits. The CM_ERROR bit is cleared on a read of the DSP_STAT register through any communication interface or on a data transmission that includes the error in the status field.
0	ST_ERROR	The self-test error flag is set if an internal self-test fails as described in Section 7.3.1. This bit can only be cleared by a device reset.

#### 7.7.16 DEVSTAT COPY - device status copy register (address 61h)

The device status copy register is a read-only register that contains a copy of the device status information contained in the DEVSTAT register. See Section 7.7.2.1 "DEVSTAT - device status register (address 01h)" for details regarding the DEVSTAT register contents. A read of the DEVSTAT\_COPY register has the same effect as a read of the DEVSTAT register.

Table 80. DEVSTAT COPY - device status copy register (address 61h) bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	DSP_ERR	reserved	COMM_ERR	MEMTEMP_ERR	SUPPLY_ERR	TESTMODE	DEVRES	DEVINIT
Reset	0	0	0	0	0	0	0	0
Access	R	R	R	R	R	R	R	R

For bit descriptions, see Table 38.

#### 7.7.17 SNSDATA0\_L, SNSDATA0\_H - sensor data #0 registers (address 62h, 63h)

The sensor data #0 registers are read-only registers that contain the 16-bit sensor data. See <u>Section 7.3.3.4</u>
<u>"Absolute pressure output data scaling equation"</u> for details regarding the 16-bit sensor data.

The SNSDATA0\_H register value is latched on a read of the SNSDATA0\_L register value until the SNSDATA0\_H register is read. To avoid data mismatch, the user is always required to read the registers in sequence, SNSDATA0\_L register first, followed by the SNSDATA0\_H register.

FXPS7165D

All information provided in this document is subject to legal disclaimers.

Table 81. SNSDATA0\_L, SNSDATA0\_H - sensor data #0 registers (addresses 62h, 63h) bit allocation

Location			Bit									
Address	Symbol	7	6	5	4	3	2	1	0			
62h	SNSDATA0_L		SNSDATA0_L[7:0]									
63h	SNSDATA0_H				SNSDATA	.0_H[15:8]						
Factory defa	ult	0	0	0	0	0	0	0	0			
Access		R	R	R	R	R	R	R	R			

#### 7.7.18 SNSDATA1\_L, SNSDATA1\_H - sensor data #1 registers (address 64h, 65h)

The sensor data #1 registers are read-only registers that contain the 16-bit sensor data. See Section 7.3.3.4 "Absolute pressure output data scaling equation" for details regarding the 16-bit sensor data. The SNSDATA1 registers are beneficial for I<sup>2</sup>C read wrap around to reduce the number of I<sup>2</sup>C transactions. In this case, the temperature can be selected to be put into this register. See Table 9 and Table 67.

The SNSDATA1\_H register value is latched on a read of the SNSDATA1\_L register value until the SNSDATA1\_H register is read. To avoid data mismatch, the user is always required to read the registers in sequence, SNSDATA1\_L register first, followed by the SNSDATA1\_H register.

Table 82. SNSDATA1 L, SNSDATA1 H - sensor data #1 registers (address 64h, 65h) bit allocation

Location			Bit								
Address	Symbol	7	6	5	4	3	2	1	0		
64h	SNSDATA1_L		SNSDATA1_L[7:0]								
65h	SNSDATA1_H				SNSDATA	1_H[15:8]					
Factory defa	ult	0	0	0	0	0	0	0	0		
Access		R	R	R	R	R	R	R	R		

#### 7.7.19 SNSDATA0\_TIMEx - timestamp registers (address 66h to 6Bh)

The sensor data 0 timestamp registers are read-only registers that contain a 48-bit timestamp.

The value of the 48-bit free running timer register is copied to the sensor data 0 timestamp registers each time sensor data 0 data is latched for transmission. The timestamp is updated at the start of the sensor data 0 register value transmission for a register read of the SNSDATAO\_L register.

The timestamp register is organized to allow for optimized reading of the timestamp in I<sup>2</sup>C automatic sensor data register read wrap-around mode as documented in Table 9.

The sensor data 0 timestamp registers are read-only registers that contain a 48-bit timestamp.

The value of the 48-bit free running timer register is copied to the sensor data 0 timestamp registers each time sensor data 0 data is latched for transmission via SPI.

Table 83. SNSI	DATAO TIMEX	- timestamp register	(address 66h to 6Bl	n) bit allocation

Location		Bit									
Address	Symbol	7	6	5	4	3	2	1	0		
66h	SNSDATA0_TIME0				SNSDATAC	TIME[7:0]					
67h	SNSDATA0_TIME1		SNSDATA0_TIME[15:8]								
68h	SNSDATA0_TIME2	SNSDATA0_TIME[23:16]									
69h	SNSDATA0_TIME3				SNSDATA0_	TIME[31:24]					
6Ah	SNSDATA0_TIME4				SNSDATA0_	TIME[39:32]					
6Bh	SNSDATA0_TIME5				SNSDATA0_	TIME[47:40]					
Factory defa	ault	0	0	0	0	0	0	0	0		
Access		R	R	R	R	R	R	R	R		

# 7.7.20 P\_MAX, P\_MIN - maximum and minimum absolute pressure value registers (address 6Ch to 6Fh)

The minimum and maximum absolute pressure value registers are read-only registers that contain a sample-by-sample continuously updated minimum and maximum 16-bit absolute pressure value. The value is reset to 0000h on a write to a DSP\_CFG\_U1 register that changes the value of the LPF[2:0] or ST CTRL[3:0].

The values of P\_Max and P\_Min obtained during a SPI or I<sup>2</sup>C register read might not always be the same value as the instantaneous pressure value obtained from the SNSDATA\_x registers.

These registers are readable in SPI mode or I<sup>2</sup>C mode. In I<sup>2</sup>C mode, the P\_xxx\_H register value is latched on a read of the P\_xxx\_L register value until the P\_xxx\_H register is read. To avoid data mismatch, the user is always required to read the registers in sequence, P\_xxx\_L register first, followed by the P\_xxx\_H register.

Table 84. P\_Max and P\_Min registers (address 6Ch to 6Fh) bit allocation

Location			Bit									
Address	Symbol	7	7 6 5 4 3 2 1 0									
6Ch	P_MAX_L		P_MAX[7:0]									
6Dh	P_MAX_H				P_MAX	K[15:8]						
6Eh	P_MIN_L				P_MII	N[7:0]						
6Fh	P_MIN_H	P_MIN[15:8]										
Factory default		0	0	0	0	0	0	0	0			
Access	Access		R	R	R	R	R	R	R			

#### 7.7.21 FRT - free running timer registers (addresses 78h to 7Dh)

The free running timer registers are read-only registers that contain a 48-bit free running timer. The free running timer is clocked by the main oscillator frequency and increments every 100 ns.

Table 85. FRT - free running timer registers (addresses 78h to 7Dh) bit allocation

Location			Bit									
Address	Symbol	7	6	5	4	3	2	1	0			
78h	FRT0		FRT[7:0]									
79h	FRT1		FRT[15:8]									
7Ah	FRT2				FRT[2	23:16]						
7Bh	FRT3				FRT[3	31:24]						
7Ch	FRT4				FRT[3	39:32]						
7Dh	FRT5		FRT[47:40]									
Access		R	R	R	R	R	R	R	R			

XPS7165D4 All information provided in this document is subject to legal disclaimers.

#### 7.7.22 IC type register (Address C0h)

The IC type register is a factory programmable OTP register that contains the IC type as defined below. This register is included in the factory programmed OTP array error detection. This register is readable in SPI mode or I<sup>2</sup>C mode when ENDINIT is not set.

Table 86. IC TYPE REGISTER (ICTYPEID address C0h) bit allocation

Bit	7	6	5	4	3	2	1	0	
Symbol		ICTYPEID[7:0]							
Reset	0	0	0	0	0	0	1	0	
Access	R	R	R	R	R	R	R	R	

#### 7.7.23 IC manufacturer revision register (Address C1h)

The IC manufacturer revision register is a factory programmable OTP register that contains the IC revision. The upper nibble contains the main IC revision. The lower nibble contains the sub IC revision. This register is included in the factory programmed OTP array error detection. This register is readable in SPI mode or I<sup>2</sup>C mode when ENDINIT is not set.

Table 87. IC MANUFACTURER REVISION REGISTER (ICREVID address C1h) bit allocation

Bit	7	6	5	4	3	2	1	0		
Symbol		ICREVID[7:0]								
Reset	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A		
Access	R	R	R	R	R	R	R	R		

#### 7.7.24 IC manufacturer identification register (address C2h)

The IC manufacturer identification register is a factory programmable OTP register that identifies NXP as the IC manufacturer. This register is included in the factory programmed OTP array error detection. This register is readable in SPI mode or I<sup>2</sup>C mode when ENDINIT is not set.

Table 88. IC MANUFACTURER IDENTIFICATION REGISTER (ICMFGID address C2h) bit allocation

Bit	7	6	5	4	3	2	1	0	
Symbol		ICMFGID[7:0]							
Reset	0	0	0	0	0	0	1	0	
Access	R	R	R	R	R	R	R	R	

#### 7.7.25 Part number register (address C4h, C5h)

The part number registers are factory programmed OTP registers that include the numeric portion of the device part number. These registers are included in the factory programmed OTP array error detection. These registers are readable in SPI mode or I<sup>2</sup>C mode when ENDINIT is not set.

Table 89. PN0 Register (address C4h) bit allocation

Bit	7	6	5	4	3	2	1	0	
Symbol		PN0[7:0]							
Reset	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	
Access	R	R	R	R	R	R	R	R	

FXPS7165D4

All information provided in this document is subject to legal disclaimers.

Table 90. PN1 Register (address C5h) bit allocation

Bit	7	6	5	4	3	2	1	0		
Symbol		PN1[7:0]								
Reset	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A		
Access	R	R	R	R	R	R	R	R		

#### 7.7.26 Device serial number registers

The serial number registers are factory programmed OTP registers that include the unique serial number of the device. Serial numbers begin at 1 for all produced devices in each lot and are sequentially assigned. Lot numbers begin at 1 and are sequentially assigned. No lot contains more devices than can be uniquely identified by the 14-bit serial number. Depending on lot size and quantities, all possible lot numbers and serial numbers might not be assigned. These registers are included in the factory programmed OTP array error detection. These registers are readable in SPI mode or I<sup>2</sup>C mode when ENDINIT is not set.

Table 91. SN0 Register (address C6h) bit allocation

Bit	7	6	5	4	3	2	1	0	
Symbol		SN[7:0]							
Reset	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	
Access	R	R	R	R	R	R	R	R	

#### Table 92. SN1 Register (address C7h) bit allocation

Bit	7	6	5	4	3	2	1	0		
Symbol		SN[7:0]								
Reset	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A		
Access	R	R	R	R	R	R	R	R		

#### Table 93. SN2 Register (address C8h) bit allocation

Bit	7	6	5	4	3	2	1	0	
Symbol		SN[7:0]							
Reset	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	
Access	R	R	R	R	R	R	R	R	

#### Table 94. SN3 Register (address C9h) bit allocation

Bit	7	6	5	4	3	2	1	0		
Symbol		SN[7:0]								
Reset	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A		
Access	R	R	R	R	R	R	R	R		

#### Table 95. SN4 Register (address CAh) bit allocation

Bit	7	6	5	4	3	2	1	0	
Symbol		SN[7:0]							
Reset	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	
Access	R	R	R	R	R	R	R	R	

FXPS7165D4

All information provided in this document is subject to legal disclaimers.

#### 7.7.27 ASIC wafer ID registers

The ASIC wafer ID registers are factory programmed OTP registers that include the wafer number, wafer X and Y coordinates and the wafer lot number for the device ASIC. These registers are included in the factory programmed OTP array error detection. These registers are readable in SPI mode or I<sup>2</sup>C mode when ENDINIT is not set.

Table 96. ASICWFR# Register (address CBh) bit allocation

Bit	7	6	5	4	3	2	1	0	
Symbol		ASICWFR#[7:0]							
Reset	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	
Access	R	R	R	R	R	R	R	R	

#### Table 97. ASICWFR\_X Register (address CCh) bit allocation

Bit	7	6	5	4	3	2	1	0	
Symbol		ASICWFR_X[7:0]							
Reset	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	
Access	R	R	R	R	R	R	R	R	

#### Table 98. ASICWFR Y Register (address CDh) bit allocation

		• •								
Bit	7	6	5	4	3	2	1	0		
Symbol		ASICWFR_Y[7:0]								
Reset	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A		
Access	R	R	R	R	R	R	R	R		

#### Table 99. ASICWLOT\_L Register (address D0h) bit allocation

Bit	7	6	5	4	3	2	1	0	
Symbol		ASICWLOT_L[7:0]							
Reset	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	
Access	R	R	R	R	R	R	R	R	

#### Table 100. ASICWLOT\_H Register (address D1h) bit allocation

Bit	7	6	5	4	3	2	1	0	
Symbol		ASICWLOT_H[7:0]							
Reset	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	
Access	R	R	R	R	R	R	R	R	

#### 7.7.28 USERDATA\_0 to USERDATA\_E - user data registers

User data registers are user programmable OTP registers that contain user-specific information. These registers are included in the user programmed OTP array error detection. These registers are readable and writable in SPI mode or I<sup>2</sup>C mode when ENDINIT is not set.

FXPS7165D4

All information provided in this document is subject to legal disclaimers.

#### 7.7.29 USERDATA\_10 to USERDATA\_1E - user data registers

User data registers are user programmable OTP registers that contain user-specific information. These registers are included in the user programmed OTP array error detection. These registers are readable and writable in SPI mode or I<sup>2</sup>C mode when ENDINIT is not set.

#### 7.7.30 Lock and CRC Registers

The lock and CRC Registers are automatically programmed OTP registers that include the lock bit, the block identifier, and the block OTP array CRC use for error detection. These registers are automatically programmed when the corresponding data array is programmed to OTP using the Write OTP Enable register.

Table 101. Lock and CRC Register bit definitions

Location					В	it			
Address	Register	7	6	5	4	3 2 1 0			
5Fh	CRC_UF2	LOCK_UF2	0	0	0	CRC_UF2[3:0]			
Factory Defaul	t	0	0	0	0	0	0	0	0
AFh	CRC_F_A	LOCK_F_A	RE	GA_BLOCKID[2	2:0]		CRC_F	_A[3:0]	
Factory Defaul	t	1	0	0	1		var	ries	
BFh	CRC_F_B	LOCK_F_B	RE	GB_BLOCKID[2	2:0]	CRC_F_B[3:0]			
Factory Defaul	t	1	0	1	0		var	ries	
CFh	CRC_F_C	LOCK_F_C	RE	GC_BLOCKID[2	2:0]		CRC_F	_C[3:0]	
Factory Defaul	t	1	0	1	1		var	ries	
DFh	CRC_F_D	LOCK_F_D	RE	GD_BLOCKID[2	2:0]		CRC_F	_D[3:0]	
Factory Defaul	t	1	1	0	1		var	ries	
EFh	CRC_F_E	LOCK_F_E	RE	GE_BLOCKID[2	2:0]	CRC_F_E[3:0]			
Factory Defaul	t	0	0	0	0	0 0 0 0			0
FFh	CRC_F_F	LOCK_F_F	RE	GF_BLOCKID[2	2:0]	CRC_F_F[3:0]			
Factory Defaul	t	0	0	0	0	0 0 0			0

#### 7.7.31 Reserved registers

A register read command to a reserved register or a register with reserved bits results in a valid response. The data for reserved bits may be '0' or '1'.

A register write command to a reserved register or a register with reserved bits executes and results in a valid response. The data for the reserved bits may be '0' or '1'. A write to the reserved bits must always be '0' for normal device operation and performance.

#### 7.7.32 Invalid register addresses

A register read command to a register address outside the addresses listed in <u>Section 7.6 "User-accessible data array"</u> results in a valid response. The data for the registers are '00h'.

A register write command to a register address outside the addresses listed in <u>Section 7.6 "User-accessible data array"</u> is not executable, but results in a valid response. The data for the registers are '00h'.

A register write command to a read-only register is not executable, but results in a valid response. The data for the registers is the current content of the registers.

FXPS7165D4

## 7.8 Read/write register array CRC verification

The writable registers (all registers except for the DEVLOCK\_WR register) are verified by a continuous 4-bit CRC that is calculated on the entire array once ENDINIT is set. The CRC verification uses a generator polynomial of  $g(x) = X^4 + X^3 + 1$ , with a seed value = '0000'.

# 8 Maximum ratings

Absolute maximum ratings are the limits that the device can be exposed to without permanently damaging it. Absolute maximum ratings are stress ratings only; functional operation at these ratings is not guaranteed. Exposure to absolute maximum ratings conditions for extended periods might affect device reliability.

This device contains circuitry to protect against damage due to high static voltage or electrical fields. NXP advises that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit.

Table 102. Maximum ratings

Symbol	Parameter	Conditions		Min	Max	Unit
VCC <sub>MAX</sub>	Supply Voltage	V <sub>CC</sub> , V <sub>CCIO</sub>	[1]	_	+6.0	V
V <sub>IOMAX</sub>	Input/Output Max on pins	INT, TESTx, SS_B, SCLK/SCL, MOSI, MISO/SDA	[1]	-0.3	V <sub>CC</sub> + 0.3	V
h <sub>DROP</sub>	Drop shock	To concrete, tile or steel surface, 10 drops, any orientation	[2]	_	1.2	m
T <sub>stg</sub>	Temperature range	Storage	[2]	-40	+130	°C
T <sub>J</sub>		Junction	[1] [3]	-40	+150	°C
P <sub>MAX</sub>	Maximum absolute pressure	Continuous	[3]	_	300	kPa
P <sub>BURST</sub>		Burst (tested at 100 ms)	[2]	_	750	kPa
P <sub>MIN</sub>	Minimum absolute pressure	Continuous	[1]	_	60	kPa
f <sub>SEAL</sub>	Pressure sealing force	Applied to top face of package	[1]	_	10	N
$\theta_{JA}$	Thermal resistance		[4]	_	120	°C/W
ESD and latch-up protect	ion characteristics					
V <sub>ESD</sub>	Electrostatic discharge (per	Human body model (HBM)	[2]	-2000	2000	V
V <sub>ESD</sub>	AEC-Q100, Rev H)	Charge device model (CDM)	[2] [5]	-500	500	V

<sup>[1]</sup> Parameter verified by parametric and functional validation.

<sup>[5]</sup> CDM tested at ±750 V for corner pins and ±500 V for all other pins.



#### Caution

This device is sensitive to mechanical shock. Improper handling can cause permanent damage to the part.

<sup>[2]</sup> Parameter verified by qualification testing (Per AEC-Q100 Rev H or per NXP specification).

<sup>[3]</sup> Functionality verified by modeling, simulation and/or design verification.

<sup>[4]</sup> Thermal resistance provided with device mounted to a two-layer, 1.6 mm FR-4 PCB as documented in AN1902<sup>[1]</sup> with one signal layer and one ground layer.



#### Caution

This is an ESD sensitive device. Improper handling can cause permanent damage to the part.

# 9 Operating range

#### Table 103. Electrical characteristics — supply and I/O

 $V_{CC\_min} \le (V_{CC} - V_{SS}) \le V_{CC\_max}, \ T_L \le T_A \le T_H, \ \Delta T \le 25 \ ^{\circ}C/min, \ unless \ otherwise \ specified.$ 

Symbol	Parameter	Conditions		Min	Max	Units
V <sub>CC</sub>	Supply voltage	Measured at V <sub>CC</sub>	[1]	3.10	5.25	٧
T <sub>A</sub>	Operating temperature range	V <sub>CC</sub> = 5.0 V, unless otherwise stated. Production tested operating temperature range	[1]	T <sub>L</sub> -40	T <sub>H</sub> +130	°C
T <sub>A</sub>		Guaranteed operating temperature range	1]	-40	+130	°C
V <sub>CC_RAMP_SPI</sub>	Supply power on ramp rate	[:	2]	0.00001	10	V/µs
V <sub>PP</sub>	Programming voltage ( $I_{PP} \le 5 \text{ mA}$ , 15 °C $\le T_A \le 40$ °C) Applied to $V_{CC}$			9.0	11.0	V

<sup>[1]</sup> Parameter tested at final test.

#### 10 Static characteristics

#### Table 104. Static characteristics

 $V_{\text{CC\_min}} \leq (V_{\text{CC}} - V_{\text{SS}}) \leq V_{\text{CC\_max}}, \ T_L \leq T_A \leq T_H, \ \Delta T \leq 25 \ ^{\circ}\text{C/min}, \ unless \ otherwise \ specified.$ 

Symbol	Parameter	Condition		Min	Тур	Max	Units
Supply and I/O							
I <sub>IH</sub>	Input current high	At V <sub>IH</sub> ; SCLK/SCL	[1]	10	20	70	μA
I <sub>IL</sub>	Input current low	At V <sub>IL</sub> ; SS_B	[1]	-70	-20	-10	μA
I <sub>MISO_Lkg</sub>	MISO output leakage		[1]	<b>-</b> 5	_	5	μA
Iq	Supply current	V <sub>CC</sub> = 5.0 V	[1]	_	_	8.0	mA
V <sub>CC_UV_F</sub>	Low-voltage detection threshold	V <sub>CC</sub> falling	[1]	2.64	2.74	2.84	V
V <sub>I_HYST</sub>	Input voltage hysteresis	SCLK/SCL, SS_B, MOSI	[2]	0.120	_	0.500	V
V <sub>IH</sub>	Input high voltage (at V <sub>CC</sub> = 3.3 V	SCLK/SCL, SS_B, MOSI	[1]	2.0	_	_	V
V <sub>IL</sub>	Input low voltage	SCLK/SCL, SS_B, MOSI	[1]	_	_	1.0	V
V <sub>INT_OH</sub>	Output high voltage	I <sub>Load</sub> = -100 μA	[1]	V <sub>CC</sub> – 0.35	_	V <sub>CC</sub>	V
V <sub>INT_OL</sub>	Output low voltage	I <sub>Load</sub> = 100 μA	[1]	_	_	0.1	V
V <sub>OH</sub>	Output high voltage	MISO/SDA,	[1]	V <sub>CC</sub> – 0.2	_	_	V
		I <sub>Load</sub> = -1 mA					
Temperature sensor sig	gnal chain						
T <sub>RANGE</sub>	Temperature measurement range		[3]	-50	_	+160	°C
T <sub>25</sub>	Temperature output	At 25 °C	[3]	83	93	103	LSB
T <sub>RANGE</sub>	Range of output (8-bit)	Unsigned temperature	[3]	0	_	255	LSB
T <sub>SENSE</sub>	Temperature output sensitivity (8-bit)		[4]	_	1.00	_	LSB/°C
T <sub>ACC</sub>	Temperature output accuracy (8-bit)		[4]	-10	_	+10	°C
T <sub>RMS</sub>	Temperature output noise RMS (8-bit)	Standard deviation of 50 readings, f <sub>Samp</sub> = 8 kHz	[4]	_	_	+2	LSB

FXPS7165D4

All information provided in this document is subject to legal disclaimers.

<sup>[2]</sup> Parameter verified by parametric and functional validation.

Table 104. Static characteristics...continued

 $V_{CC\_min} \leq (V_{CC} - V_{SS}) \leq V_{CC\_max}, \ T_L \leq T_A \leq T_H, \ \Delta T \leq 25 \ ^{\circ}C/min, \ unless \ otherwise \ specified.$ 

Symbol	Parameter	Condition		Min	Тур	Max	Units
Absolute pressure	sensor signal chain				1		
P <sub>ABS</sub>	Absolute pressure range		[2]	60	_	165	kPa
P <sub>SENS</sub>	Absolute pressure output sensitivity 12-bit 16-bit	P_CAL_ZERO = 0h V <sub>CC</sub> = 5.0 V.	[5]	_	33.31 66.62	_	LSB/ kPa
P <sub>ACC_HiT</sub>	Absolute pressure accuracy	V <sub>CC</sub> = 5.0 V. 85 °C < T <sub>A</sub> ≤ 130 °C	[5]	-3.5	_	+3.5	kPa
P <sub>ACC_Typ</sub>	Absolute pressure accuracy	V <sub>CC</sub> = 5.0 V. 0 °C ≤ T <sub>A</sub> ≤ 85 °C	[5]	-2.3	_	+2.3	kPa
P <sub>ACC_LoT</sub>	Absolute pressure accuracy	V <sub>CC</sub> = 5.0 V. -40 °C ≤ T <sub>A</sub> < 0 °C	[5]	-3.5	_	+3.5	kPa
P <sub>ABS_DErr</sub>	Absolute pressure output range	Digital error response	[2]	_	0	_	LSB
PABS <sub>DNL</sub>	Absolute pressure nonlinearity	Absolute pressure DNL, 12-bit monotonic with no missing codes	[3]	_	_	+1	LSB
PABS <sub>INL</sub>	Absolute pressure nonlinearity	Absolute pressure INL, 12- bit (least squares BFSL)	[3]	_	_	+20	LSB
PABS <sub>Peak</sub>	Absolute pressure noise peak (12-bit)	Temperature = -40 °C and 130 °C, V <sub>CC</sub> = 5.0 V.  Maximum deviation from mean, 50 readings, f <sub>Samp</sub> = 1 kHz, LPF = 1000 Hz, 4-pole	[1]	-8	_	+8	LSB
PABS <sub>RMS</sub>	Absolute pressure noise RMS (12-bit)	Temperature = -40 °C and 130 °C, V <sub>CC</sub> = 5.0 V. Standard deviation of 50 readings, f <sub>Samp</sub> = 8 kHz, LPF = 1000 Hz, 4-pole	[5]	_	_	+2	LSB
P <sub>OFF_D12</sub> P <sub>OFF_D16</sub>	Absolute pressure offset 12-Bit 16-Bit	At minimum rated pressure, P_CAL_ZERO = 0h, Temperature = -40 °C and 130 °C, V <sub>CC</sub> = 5.0 V	[5]	_	299 29270	_	LSB
PSC <sub>3</sub> PSC <sub>SPI3</sub>	Digital power supply coupling	$C_{VCC}$ = 0.1 µf, 12-bit data 1 kHz ≤ f <sub>n</sub> ≤ 100 MHz, V <sub>CC</sub> = 3.3 V ± 0.1 V	[3]	_	_	2	LSB
PSC <sub>5</sub> PSC <sub>SPI5</sub>	Digital power supply coupling	$C_{VCC}$ = 0.1 $\mu$ f, 12-bit data 1 kHz $\leq$ f <sub>n</sub> $\leq$ 100 MHz, $V_{CC}$ = 5.0 V $\pm$ 0.1 V	[3]	_	_	2	LSB

Parameter verified by pass/fail testing at final test. Functionality verified by modeling, simulation and/or design verification. Parameter verified by functional validation.

<sup>[1]</sup> [2] [3] [4] [5] Parameter verified by characterization.
Parameter tested at final test.

# 11 Dynamic characteristics

Table 105. Dynamic characteristics

 $V_{\text{CC\_min}} \leq (V_{\text{CC}} - V_{\text{SS}}) \leq V_{\text{CC\_max}}, \ T_L \leq T_A \leq T_H, \ \Delta T \leq 25 \ \text{°C/min, unless otherwise specified}.$ 

Symbol	Parameter	Condition	Min	Тур	Max	Units
I <sup>2</sup> C						
tscl_100 tsclk_400 tsclk_1000	Clock (SCL) period (30 % of V <sub>CC</sub> to 30 % of V <sub>CC</sub> )	100 kHz mode [1 400 kHz mode [1 1000 kHz mode [1	] _	9.50 2.37 1.00		µs µs µs
tsclh_100 tsclh_400 tsclh_1000	Clock (SCL) high time (70 % of V <sub>CC</sub> to 70 % of V <sub>CC</sub> )	100 kHz mode [1 400 kHz mode [1 1000 kHz mode (not compliant with UM10204, rev.6)	] _	4.00 0.60 0.50		hs hs
tscll_100 tscll_400 tscll_1000	Clock (SCL) low time (30 % of V <sub>CC</sub> to 30 % of V <sub>CC</sub> )	100 kHz mode [1 400 kHz mode [1 1000 kHz mode [1	]	4.70 1.30 0.50		μs μs μs
tsrise_100 tsrise_400 tsrise_1000	Clock (SCL) and data (SDA) risetime (30 % of V <sub>CC</sub> to 70 % of V <sub>CC</sub> )	100 kHz mode [1 400 kHz mode [1 1000 kHz mode [1]	]	=	1000 300 120	ns ns ns
tsfall_100 tsfall_400 tsfall_1000	Clock (SCL) and data (SDA) fall time (70 % of $V_{CC}$ to 30 % of $V_{CC}$ )	100 kHz mode [1 400 kHz mode [1 1000 kHz mode [1	] _	_ _ _	300 300 120	ns ns ns
tsetup_100 tsetup_400 tsetup_1000	Data input setup time (SDA = $30/70$ % of $V_{CC}$ to SCL = $30$ % of $V_{CC}$ )	100 kHz mode [1 400 kHz mode [1 1000 kHz mode [1	] _  -  -	250 100 50	_ _ _	ns ns ns
tHOLD_100 tHOLD_400 tHOLD_1000	Data input hold time (SCL = 70 % of $V_{CC}$ to SDA = 30/70 % of $V_{CC}$ )	100 kHz mode [1 400 kHz mode [1 1000 kHz mode [1	]  -  -	0 0 0	900 900 300	ns ns ns
tstartsetup_100 tstartsetup_400 tstartsetup_1000	Start condition setup time (SDA = 30/70 % of $V_{CC}$ to SCL = 30 % of $V_{CC}$ )	100 kHz mode [1 400 kHz mode [1 1000 kHz mode [1	] _  -  -	4.70 0.60 0.26	_ _ _	µs µs µs
tSTARTHOLD_100 tSTARTHOLD_400 tSTARTHOLD_1000	Start condition hold time (SCL = 70 % of $V_{CC}$ to SDA = 30/70 % of $V_{CC}$ )	100 kHz mode [1 400 kHz mode [1 1000 kHz mode [1	] _	4.00 0.60 0.26	-  -  -	μs μs μs
tstopsetup_100 tstopsetup_400 tstopsetup_1000	Stop condition setup time (SDA = 30/70 % of $V_{CC}$ to SCL = 30 % of $V_{CC}$ )	100 kHz mode [1 400 kHz mode [1 1000 kHz mode [1	]	4.00 0.60 0.26	_ _ _	µs µs µs
tvalid_100 tvalid_400 tvalid_1000	SCLK low to data valid (SCL = 30 % of $V_{CC}$ to SDA = 30/70 % of $V_{CC}$ )	100 kHz mode [1 400 kHz mode [1 1000 kHz mode [1]	] _	_ _ _	3.45 0.90 0.45	µs µs µs
t <sub>FREE_100</sub> t <sub>FREE_400</sub> t <sub>FREE_1000</sub>	Bus free time (SDA = 70 % of $V_{CC}$ to SDA = 70 % of $V_{CC}$ )	100 kHz mode [1 400 kHz mode [1 1000 kHz mode [1	ı	4.00 1.30 0.50		µs µs µs
C <sub>BUS</sub>	Bus capacitive load	[2	] _	_	400	pF
SPI	[9]	Clock (SCLK) paried (10.94	1			
tsclk	Serial interface timing <sup>[3]</sup>	Clock (SCLK) period (10 % of V <sub>CC</sub> to 10 % of V <sub>CC</sub> )	,   _	90	_	ns
tsclkh	Serial interface timing <sup>[3]</sup>	Clock (SCLK) period (90 % of V <sub>CC</sub> to 90 % of V <sub>CC</sub> )		30	_	ns
t <sub>SCLKL</sub>		Clock (SCLK) period (10 % of V <sub>CC</sub> to 10 % of V <sub>CC</sub> )	]  -	30	_	ns
t <sub>SCLKR</sub>	Serial interface timing <sup>[3]</sup>	Clock (SCLK) period (10 % of V <sub>CC</sub> to 90 % of V <sub>CC</sub> )		10	25	ns
tsclkf		Clock (SCLK) period (90 % of V <sub>CC</sub> to 10 % of V <sub>CC</sub> )	]	10	25	ns

FXPS7165D4

All information provided in this document is subject to legal disclaimers.

Table 105. Dynamic characteristics...continued

 $V_{CC\_min} \leq (V_{CC} - V_{SS}) \leq V_{CC\_max}, \ T_L \leq T_A \leq T_H, \ \Delta T \leq 25 \ ^{\circ}C/min, \ unless \ otherwise \ specified.$ 

	Parameter			Min	Turn	Max	Units
Symbol		Condition	[1]	IVIIII	Тур	IVIAX	
t <sub>LEAD</sub>	Serial interface timing <sup>[3]</sup>	SS_B asserted to SCLK high (SS_B = 10 % of V <sub>CC</sub> to SCLK = 10 % of V <sub>CC</sub> )		_	50	_	ns
t <sub>ACCESS</sub>	Serial interface timing <sup>[3]</sup>	SS_B asserted to SCLK high (SS_B = 10 % of V <sub>CC</sub> to MISO = 10/90 % of V <sub>CC</sub> )	[1]	_	_	50	ns
tsетир	Serial interface timing <sup>[3]</sup>	SS_B asserted to SCLK high (MOSI = 10/90 % of V <sub>CC</sub> to SCLK = 10 % of V <sub>CC</sub> )	[1]	_	20	_	ns
t <sub>HOLD_IN</sub>	Serial interface timing <sup>[3]</sup>	MOSI data hold time (SCLK = 90 % of V <sub>CC</sub> to MOSI = 10/90 % of V <sub>CC</sub> )	[1]	_	10	_	ns
t <sub>HOLD_OUT</sub>		MOSI data hold time (SCLK = 90 % of V <sub>CC</sub> to MISO = 10/90 % of V <sub>CC</sub> )	[1]	0	_	_	ns
t <sub>VALID</sub>	Serial interface timing <sup>[3]</sup>	SCLK low to data valid (SCLK = 10 % of V <sub>CC</sub> to MISO = 10/90 % of V <sub>CC</sub> )	[1]	_	_	30	ns
t <sub>LAG</sub>	Serial interface timing <sup>[3]</sup>	SCLK low to SS_B high (SCLK = 10 % of $V_{CC}$ to SS_B = 90 % of $V_{CC}$ )	[1]	_	60	_	ns
<sup>t</sup> DISABLE	Serial interface timing <sup>[3]</sup>	SS_B high to MISO disable (SS_B = 90 % of V <sub>CC</sub> to MISO = Hi Z)	[1]	_	_	60	ns
tssn	Serial interface timing <sup>[3]</sup>	SS_B high to SS_B low (SS_B = 90 % of $V_{CC}$ to SS_B = 90 % of $V_{CC}$ )	[1]	_	500	_	ns
t <sub>SLKSS</sub>	Serial interface timing <sup>[3]</sup>	SCLK low to SS_B low (SCLK = 10 % of $V_{CC}$ to SS_B = 90 % of $V_{CC}$ )	[1]	_	50	_	ns
t <sub>SSCLK</sub>	Serial interface timing <sup>[3]</sup>	SS_B high to SCLK high (SS_B = 90 % of V <sub>CC</sub> to SCLK = 90 % of V <sub>CC</sub> )	[1]	_	50	_	ns
t <sub>LAT_SPI</sub>	Data latency			_	_	1	ns
Signal chain							
t <sub>SigChain</sub>	P <sub>ABS</sub> low-pass filter	Signal chain sample time	[4]		48	_	μs
$f_{c0}$		Cutoff frequency, filter option #0, 4-pole	[2] [4]	_	800	_	Hz
f <sub>c1</sub>		Cutoff frequency, filter option #1, 4-pole	[2] [4]	_	1000	_	Hz
t <sub>SigDelay</sub>	Signal delay (sinc filter to output delay, excluding the P <sub>ABS</sub> LPF)		[4]	_	_	128	μs
T <sub>r_800Hz_LPF</sub>	Response time	10 % to 90 % of the final	[4]		_	0.53	ms
T <sub>r_1kHz_LPF</sub>		output value to input pressure step pulse.			_	0.42	ms
T <sub>TD_800Hz_LPF</sub>	Total delay time	Total delay (settling time)	[4]	-	_	1.2	ms
T <sub>TD_1kHz_LPF</sub>		of the final output value to input pressure step pulse.		_	_	1.0	ms
t <sub>ST_INIT</sub>	P <sub>ABS</sub> startup common mode verification test time		[4]	_	_	24	ms
tsт_смсонт	P <sub>ABS</sub> continuous common mode verification response time P <sub>ABS</sub> error equivalent to 50 kPa		[4]	_	_	4	s
t <sub>ST_Resp_1000_4</sub>	Self-test response time: self-test activation/deactivation to final value	LPF = 1000 Hz, 4-pole	[4]	_	_	2.016	ms

Table 105. Dynamic characteristics...continued

 $V_{CC\_min} \le (V_{CC} - V_{SS}) \le V_{CC\_max}, \ T_L \le T_A \le T_H, \ \Delta T \le 25 \ ^{\circ}C/min, \ unless \ otherwise \ specified.$ 

Symbol	Parameter	Condition		Min	Тур	Max	Units
t <sub>ST_FP_Resp</sub>	Fixed pattern response time: self-test activation/deactivation		[4]	_	_	100	μs
f <sub>Package</sub>	Package resonance frequency		[4]	27.1	_	_	kHz
Supply and support circuit	itry				•		
t <sub>VCC_POR</sub>	Reset recovery (all modes, excluding V <sub>CC</sub> voltage ramp time)	V <sub>CC</sub> = V <sub>CCMIN</sub> to POR release	[2]	_	_	1	ms
t <sub>POR_I2C/POR_SPI</sub>		POR to first I <sup>2</sup> C/SPI command	[4]	0.800	_	1	ms
t <sub>POR_DataValid</sub>		POR to sensor data valid	[4]	_	_	7	ms
t <sub>RANGE_DataValid</sub>		DSP setting change to sensor data valid	[2]	_	_	7	ms
t <sub>SOFT_RESET_I2C</sub>	Soft reset activation time, command complete to reset (no ACK follows)		[4]	_	_	700	ns
t <sub>SOFT_RESET_SPI</sub>	Soft reset activation time, SS_B high to reset		[4]	_	_	700	ns
t <sub>CC_POR</sub>	V <sub>CC</sub> undervoltage detection delay		[4]	_	_	5	μs
t <sub>UVOV_RCV</sub>	Undervoltage/overvoltage recovery delay		[4]	_	100	_	μs
f <sub>OSC</sub>	Internal oscillator period		[2] [4]	9.500	10.000	10.500	MhZ

- Parameter verified by characterization. [1]
- Parameter verified by functional evaluation.
- See Section 7.5.6,  $C_{MISO}$   $\leq$  80 pF,  $R_{MISO} \geq$  10 k $\Omega$ Functionality verified by modeling, simulation and/or design verification.

# Media compatibility—pressure sensors only

For more information regarding media compatibility information, contact your local sales representative.

#### **Application information** 13

The FXPS7165D4 sensor can operate in two modes: I<sup>2</sup>C and SPI. The application diagrams in Figure 23 and Figure 24 show the modes and their respective biasing and bypass components.

The sensor can be configured to operate in SPI mode to read the user registers, self-test and diagnostics information. The application diagram in Figure 24 shows the SPI and the respective biasing and bypass components.

Note: A gel is used to provide media protection against corrosive elements which may otherwise damage metal bond wires and/or IC surfaces. Highly pressurized gas molecules may permeate through the gel and then occupy boundaries between material surfaces within the sensor package. When decompression occurs, the gas molecules may collect, form bubbles and possibly result in delamination of the gel from the material it protects. If a bubble is located on the pressure transducer surface or on the bond wires, the sensor measurement may shift from its calibrated transfer function. In some cases, these temporary shifts could be outside the tolerances listed in the data sheet. In rare cases, the bubble may bend the bond wires and result in a permanent shift.

NXP Semiconductors FXPS7165D4

#### Digital absolute pressure sensor, 60 kPa to 165 kPa




Table 106. External component recommendations for I<sup>2</sup>C

Name	Туре	Description	Purpose
C1	Ceramic	0.1 μF, 10 %, 10 V minimum, X7R	V <sub>CC</sub> power supply decoupling
R1	General purpose	1000 Ω, 5 %, 200 PPM	I <sup>2</sup> C selection pin pull-up resistor
R2	General purpose	1000 Ω, 5 %, 200 PPM	Serial clock pull-up resistor
R3	General purpose	1000 Ω, 5 %, 200 PPM	Serial data pull-up resistor






Table 107. External component recommendations for SPI

Name	Туре	Description	Purpose
C1	Ceramic	0.1 μF, 10 %, 10 V minimum, X7R	V <sub>CC</sub> power supply decoupling

# 14 Package outline





FXPS7165D4

H-PQFN-16 I/O 4 X 4 X 1.98 PKG, 0.8 PITCH SOT1573-1

#### NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3 COPLANARITY APPLIES TO LEADS AND DIE ATTACH PAD.
- A DIMENSION APPLIES ONLY FOR TERMINALS.
- 5. MIN METAL GAP SHOULD BE 0.2 MM.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 19 JUN 2020

MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	
PRINT VERSION NOT TO SCALE	NON JEDEC	98ASA00893D	С	

Figure 27. Package outline note HQFN (SOT1573-1)

# 15 Soldering






Figure 28. SOT1573-1 PCB design guidelines - Solder mask opening pattern



© NXP B.V.	ALL RIGHTS RESERVED		DATE: 1	9 JUN 2020
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	
PRINT VERSION NOT TO SCALE	NON JEDEC	98ASA00893D	С	

Figure 29. SOT1573-1 PCB design guidelines - I/O pads and solderable area



RECOMMENDED STENCIL THICKNESS 0.125 OR 0.15

PCB DESIGN GUIDELINES - SOLDER PASTE STENCIL

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP B.V.	ALL RIGHTS RESERVED		DATE: 1	9 JUN 2020
MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	
PRINT VERSION NOT TO SCALE	NON JEDEC	98ASA00893D	С	

Figure 30. SOT1573-1 PCB design guidelines - Solder paste stencil

# 16 Mounting recommendations

The package should be mounted with the pressure port pointing away from sources of debris which might otherwise plug the sensor.

A plugged port exhibits no change in pressure and can be cross checked in the user software.

Refer to NXP application note AN1902<sup>[1]</sup> for proper printed circuit board attributes and recommendations.

#### 17 References

- [1] AN1902 Assembly guidelines for QFN (quad flat no-lead) and SON (small outline no-lead) packages https://www.nxp.com/docs/en/application-note/AN1902.pdf
- [2] AEC documents on Automotive Electronics Council Component Technical Committee's site: http://www.aecouncil.com/AECDocuments.html
- [3] AN12727 FXPS7xxxDI4 User method to flash UF2 https://www.nxp.com/webapp/Download?colCode=AN12727&location=null
- [4] I<sup>2</sup>C-Bus specification and user manual NXP User Manual (UM) 10204, Rev. 6 4 April 2014, 64 pages, https://www.nxp.com/docs/en/user-guide/UM10204.pdf

# 18 Revision history

#### Table 108. Revision history

Document ID	Release date	Data sheet status	Change notice	Supercedes		
FXPS7165D4 v.7.1	20230628	Product data sheet	_	FXPS7165D4 v.7		
Modifications	<ul> <li>Section 6.2, Table 3, revised the pin description for pin 5 adding "This pin should <i>not</i> be left unconnected."</li> <li>Section 10, Table 104, revised as follows:         <ul> <li>P<sub>SENS</sub>: revised the content in the paramater, condition and typ columns.</li> <li>P<sub>ABS_DRng</sub>: removed two rows from the table.</li> <li>P<sub>OFF_D12</sub>: revised the content in the symbol, parameter, condition and Typ value.</li> </ul> </li> </ul>					
FXPS7165D4 v.7	20220606	Product data sheet	_	FXPS7165D4 v.6		
FXPS7165D4 v.6	20200717	Product data sheet	_	FXPS7165D4 v.5		
FXPS7165D4 v.5	20190715	Product data sheet	_	FXPS7165D4 v.4		
FXPS7165D4 v.4	20190507	Product data sheet	_	FXPS7165D4 v.3		
FXPS7165D4 v.3	20190506	Preliminary data sheet	_	FXPS7165D4 v.2		
FXPS7165D4 v.2	20190408	Preliminary data sheet	_	FXPS7165D4 v.1		
FXPS7165D4 v.1	20190327	Preliminary data sheet	_	_		

# 19 Legal information

#### 19.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="https://www.nxp.com">https://www.nxp.com</a>.

#### 19.2 Definitions

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 19.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

FXPS7165D4

All information provided in this document is subject to legal disclaimers.

Suitability for use in automotive applications — This NXP product has been qualified for use in automotive applications. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at <a href="PSIRT@nxp.com">PSIRT@nxp.com</a>) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

#### 19.4 Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

# **Tables**

Tab. 1.	Ordering information	2	Tab. 38.	DEVSTAT - device status register (address	
Tab. 2.	Ordering options	2		01h) bit description	31
Tab. 3.	Pin description		Tab. 39.	DEVSTAT1 - device status register	
Tab. 4.	Self-test control register			(address 02h) bit allocation	32
Tab. 5.	Self-test control bits for sense data fixed		Tab. 40.	DEVSTAT1 - device status register	
	value verification	7		(address 02h) bit description	32
Tab. 6.	IIR low pass filter coefficients		Tab. 41.	DEVSTAT2 - device status register	
Tab. 7.	Scaling parameters		145. 11.	(address 03h) bit allocation	33
Tab. 8.	Temperature conversion variables		Tab. 42.	DEVSTAT2 - device status register	00
Tab. 9.	Sensor data register read wrap-around		145. 12.	(address 03h) bit description	33
IUD. J.	description	16	Tab. 43.	DEVSTAT3 - device status register	00
Tab. 10.	SPI command format		1ab. 45.	(address 04h) bit allocation	21
Tab. 10.			Tob 44	DEVSTAT3 - device status register	54
Tab. 11.	SPI command summary		Tab. 44.		24
	SPI response format		T-5 45	(address 04h) bit description	34
Tab. 13.	Register read command message format	20	Tab. 45.	TEMPERATURE - temperature register	0.4
Tab. 14.	Register read command message bit field	00	T 1 10	(address 0Eh) bit allocation	34
	descriptions		Tab. 46.	DEVLOCK_WR - lock register writes	
Tab. 15.	Register read response message format	20		register (address 10h) bit allocation	34
Tab. 16.	Register read response message bit field		Tab. 47.	DEVLOCK_WR - lock register writes	
	descriptions	20		register (address 10h) bit description	35
Tab. 17.	Register write command message format	21	Tab. 48.	Device reset command sequence	35
Tab. 18.	Register write command message bit field		Tab. 49.	WRITE_OTP_EN – write OTP enable	
	descriptions	21		register - (address 11h) bit allocation	. 36
Tab. 19.	Register write response message format	21	Tab. 50.	Writes for OTP registers	. 36
Tab. 20.	Register write response message bit field		Tab. 51.	UF REGION W - UF region selection	
	descriptions	21		register (address 14h) bit allocation	37
Tab. 21.	Sensor data request command message		Tab. 52.	UF_REGION_R - UF region selection	
	format	. 22		register (address 15h) bit allocation	. 37
Tab. 22.	Sensor data request command message		Tab. 53.	REGION_LOAD Bit Definitions	
IGD. ZZ.	bit field descriptions	22	Tab. 54.	REGION_ACTIVE Bit Definitions	
Tab. 23.	Sensor data request response message		Tab. 55.	SOURCEID_0 - source identification	. 00
100. 20.	format – 12 bit data length	22	140. 00.	register (address 1Ah) bit allocation	38
Tab. 24.	Sensor data request response message bit	22	Tab. 56.	SOURCEID_1 - source identification	50
1ab. 24.		22	1ab. 50.		20
Tab. 25.	field descriptions		Tob 57	register (address 1Bh) bit allocation	
	Reserved command message format	23	Tab. 57.	Source ID enable	. 39
Tab. 26.	Reserved command message bit field	00	Tab. 58.	SPI_CFG Register (address 3Dh) bit	20
T	descriptions	23	T . 50	allocation	
Tab. 27.	Reserved command response message		Tab. 59.	DATASIZE Bit Definition	
	format	23	Tab. 60.	SPI CRC Definition	. 40
Tab. 28.	Reserved command response message bit		Tab. 61.	WHO_AM_I - device identification register	
	field descriptions			(address 3Eh) bit allocation	
Tab. 29.	SPI Command Message CRC		Tab. 62.	WHO_AM_I register values	40
Tab. 30.	SPI Response Message CRC	24	Tab. 63.	I2C_ADDRESS - I2C client address	
Tab. 31.	Expected initial responses after tPOR_			register (address 3Fh) bit allocation	40
	DataValid post POR	24	Tab. 64.	DSP_CFG_U1 - DSP user configuration #1	
Tab. 32.	Expected initial responses after tPOR_			register (address 40h) bit allocation	41
	DataValid post soft reset	25	Tab. 65.	Low-pass filter selection bits (LPF[3:0])	41
Tab. 33.	Basic status field for responses to register		Tab. 66.	DSP_CFG_U3 - DSP user configuration #3	
	commands	25		register (address 42h) bit allocation	41
Tab. 34.	Detailed status bit field descriptions		Tab. 67.	DĂTATYPE0[1:0]	
Tab. 35.	User-accessible data — sensor specific		Tab. 68.	DATATYPE1[1:0]	
	information	27	Tab. 69.	DSP_CFG_U4 - DSP user configuration #4	
Tab. 36.	COUNT - rolling counter register (address	<b>_</b> ,	142.00.	register (address 43h) bit allocation	42
.45. 00.	00h) bit allocation	31	Tab. 70.	DSP CFG U4 - DSP user configuration #4	
Tab. 37.	DEVSTAT - device status register (address	0 1	100. 70.	register (address 43h) bit description	<b>4</b> 2
1ab. J1.	- · · · · · · · · · · · · · · · · · · ·	21		register (address 4011) bit description	. →∠
	01h) bit allocation	3 1			

FXPS7165D4

Tab. 71.	DSP_CFG_U5 - DSP user configuration #5		Tab. 87.	IC MANUFACTURER REVISION	
	register (address 44h) bit allocation	42		REGISTER (ICREVID address C1h) bit	
Tab. 72.	DSP_CFG_U5 - DSP user configuration #5			allocation	48
	register (address 44h) bit description	42	Tab. 88.	IC MANUFACTURER IDENTIFICATION	
Tab. 73.	Self-Test Control Bits (ST_CTRL[3:0])	43		REGISTER (ICMFGID address C2h) bit	
Tab. 74.	INT CFG - interrupt configuration register			allocation	48
	(address 45h) bit allocation	43	Tab. 89.	PN0 Register (address C4h) bit allocation	
Tab. 75.	INT_CFG - interrupt configuration register		Tab. 90.	PN1 Register (address C5h) bit allocation	
	(address 45h) bit description	43	Tab. 91.	SN0 Register (address C6h) bit allocation	
Tab. 76.	P_INT_HI, P_INT_LO - interrupt window	0	Tab. 92.	SN1 Register (address C7h) bit allocation	
1ab. 70.	comparator threshold registers (address		Tab. 93.	SN2 Register (address C8h) bit allocation	
	• • • • • • • • • • • • • • • • • • • •	11	Tab. 93.	SN3 Register (address C9h) bit allocation	
Tob 77	46h to 49h) bit allocation	44			
Tab. 77.	P_CAL_ZERO - pressure calibration	11	Tab. 95.	SN4 Register (address CAh) bit allocation	49
T-6 70	registers (address 4Ch, 4Dh) bit allocation	44	Tab. 96.	ASICWFR# Register (address CBh) bit	E0
Tab. 78.	DSP_STAT - DSP-specific status register	45	T-1- 07	allocation	อบ
T 1 70	(address 60h) bit allocation	45	Tab. 97.	ASICWFR_X Register (address CCh) bit	
Tab. 79.	DSP_STAT - DSP-specific status register			allocation	50
	(address 60h) bit description	45	Tab. 98.	ASICWFR_Y Register (address CDh) bit	
Tab. 80.	DEVSTAT_COPY - device status copy			allocation	50
	register (address 61h) bit allocation	45	Tab. 99.	ASICWLOT_L Register (address D0h) bit	
Tab. 81.	SNSDATA0_L, SNSDATA0_H - sensor			allocation	50
	data #0 registers (addresses 62h, 63h) bit		Tab. 100.	ASICWLOT_H Register (address D1h) bit	
	allocation	46		allocation	
Tab. 82.	SNSDATA1_L, SNSDATA1_H - sensor			Lock and CRC Register bit definitions	
	data #1 registers (address 64h, 65h) bit		Tab. 102.	Maximum ratings	. 52
	allocation	46	Tab. 103.	Electrical characteristics — supply and I/O	53
Tab. 83.	SNSDATA0_TIMEx - timestamp register		Tab. 104.	Static characteristics	53
	(address 66h to 6Bh) bit allocation	47	Tab. 105.	Dynamic characteristics	55
Tab. 84.	P_Max and P_Min registers (address 6Ch			External component recommendations for	
	to 6Fh) bit allocation	47		I2C	.58
Tab. 85.	FRT - free running timer registers		Tab. 107.	External component recommendations for	
	(addresses 78h to 7Dh) bit allocation	47		SPI	.58
Tab. 86.	IC TYPE REGISTER (ICTYPEID address		Tab 108	Revision history	
	C0h) bit allocation	48			
	on, at allocator	10			
Figure	es				
Fig. 1.	Block diagram of FXPS7165D4		Fig. 17.	I2C acknowledge and not acknowledge	
Fig. 2.	Pin configuration for 16-pin HQFN			transmission	
Fig. 3.	Voltage regulation and monitoring	5	Fig. 18.	I2C stop condition	
Fig. 4.	User-controlled PABS common mode self-		Fig. 19.	I2C timing diagram	. 16
	test flowchart	6	Fig. 20.	Standard 32 Bit SPI protocol timing	
Fig. 5.	ΣΔ converter block diagram	7		diagram	.17
Fig. 6.	Signal chain diagram	8	Fig. 21.	SPI data output verification	26
Fig. 7.	Sinc filter response	8	Fig. 22.	SPI timing diagram	.27
Fig. 8.	800 Hz, 4-pole, low-pass filter response	9	Fig. 23.	I2C application diagram of FXPS7165D4	. 58
Fig. 9.	800 Hz, 4-pole output signal delay		Fig. 24.	SPI application diagram for FXPS7165D4	
Fig. 10.	1000 Hz, 4-pole, low-pass filter response		Fig. 25.	Package outline HQFN (SOT1573-1)	
Fig. 11.	1000 Hz, 4-pole output signal delay		Fig. 26.	Package outline detail HQFN (SOT1573-1)	
Fig. 12.	Temperature sensor signal chain block		Fig. 27.	Package outline note HQFN (SOT1573-1)	
.g <u>-</u> .	diagram	12	Fig. 28.	SOT1573-1 PCB design guidelines - Solder	
Fig. 13.	Common mode error detection signal chain	<b>-</b>	g. =0.	mask opening pattern	.62
9. 10.	block diagram	12	Fig. 29.	SOT1573-1 PCB design guidelines - I/O	
Fig. 14.	I2C bit transmissions		g. 20.	pads and solderable area	63
Fig. 15.	I2C start condition		Fig. 30.	SOT1573-1 PCB design guidelines - Solder	50
Fig. 16.	I2C byte transmissions		g. 00.	paste stencil	64
. ig. i0.	in by to transmissions	10		pacto otorion	J-1

# **Contents**

1	General description		7.5.5	Exception handling	
2	Features and benefits		7.5.5.1	Basic status field	
3	Applications	2	7.5.5.2	Detailed status field	
3.1	Automotive	2	7.5.5.3	SPI error	
3.2	Industrial	2	7.5.5.4	SPI data output verification error	26
3.3	Medical/Consumer	2	7.5.6	SPI timing diagram	27
4	Ordering information	2	7.6	User-accessible data array	27
4.1	Ordering options	2	7.7	Register information	
5	Block diagram		7.7.1	COUNT - rolling counter register (address	
6	Pinning information			00h)	31
6.1	Pinning		7.7.2	Device status registers	
6.2	Pin description		7.7.2.1	DEVSTAT - device status register (address	
7	Functional description			01h)	31
7.1	Voltage regulators		7.7.2.2	DEVSTAT1 - device status register	
7.1.1	VCC, VREG, VREGA, undervoltage			(address 02h)	32
	monitor	5	7.7.2.3	DEVSTAT2 - device status register	
7.2	Internal oscillator			(address 03h)	33
7.3	Pressure sensor signal path		7.7.2.4	DEVSTAT3 - device status register	
7.3.1	Self-test functions			(address 04h)	34
7.3.1.1	PABS common mode verification		7.7.3	TEMPERATURE - temperature register	• .
7.3.1.2	Startup digital self-test verification			(address 0Eh)	34
7.3.1.3	Startup sense data fixed value verification		7.7.4	DEVLOCK_WR - lock register writes	• .
7.3.2	ΣΔ converter		7.7	register (address 10h)	34
7.3.3	Digital signal processor (DSP)		7.7.5	WRITE OTP EN – write OTP enable	0-
7.3.3.1	Decimation sinc filter		7.7.0	register (address 11h)	35
7.3.3.2	Signal trim and compensation		7.7.6	UF_REGION_W, UF_REGION_R - UF	00
7.3.3.3	Low-pass filter		7.7.0	region selection registers (address 14h,	
7.3.3.4	Absolute pressure output data scaling	0		15h)	37
7.5.5. <del>4</del>	equation	11	7.7.7	SOURCEID x - source identification	51
7.3.4	Temperature sensor		1.1.1	registers (address 1Ah, 1Bh)	38
7.3. <del>4</del> 7.3.4.1			7.7.7.1	Data source enable bits (SIDx_EN)	
7.3.4.1	Temperature sensor signal chain Temperature sensor output scaling	۱ ۱	7.7.7.1	SPI Configuration Control Register (SPI_	39
1.3.4.2	equation	10	1.1.0	CFG, Address 3Dh)	20
7.3.5			7.7.8.1		
	Common mode error detection signal chain		7.7.8.1	SPI Data Field Size (DATASIZE)SPI CRC Length and Seed Bits	
7.4 7.4.1	Inter-integrated circuit (I2C) interface	IZ 12	7.7.9		ວອ
7.4.1 7.4.2	I2C start condition		1.1.9	WHO_AM_I - who am I register (address	40
			7.7.10	3Eh)	40
7.4.3	I2C byte transmission	13	7.7.10		40
7.4.4	I2C acknowledge and not acknowledge	4.4	7 7 44	register (address 3Fh)	40
715	transmissions		7.7.11	DSP Configuration Registers (DSP_CFG_	40
7.4.5	I2C stop condition		77111	Ux)	40
7.4.6	I2C register transfers		7.7.11.1	DSP_CFG_U1 - DSP user configuration #1	44
7.4.6.1	Register write transfers		77440	register (address 40h)	4 1
7.4.6.2	Register read transfers		7.7.11.2	DSP_CFG_U3 - DSP user configuration #3	4.4
7.4.6.3	Sensor data register read wrap around		77440	register (address 42h)	41
7.4.7	I2C timing diagram		7.7.11.3	DSP_CFG_U4 - DSP user configuration #4	40
7.5	Standard 32-bit SPI protocol		77444	register (address 43h)	42
7.5.1	SPI command format		7.7.11.4	DSP_CFG_U5 - DSP user configuration #5	40
7.5.2	SPI response format			register (address 44h)	42
7.5.3	Command summary		7.7.12	INT_CFG - interrupt configuration register	40
7.5.3.1	Register read command			(address 45h)	43
7.5.3.2	Register write command		7.7.13	P_INT_HI, P_INT_LO - interrupt window	
7.5.3.3	Sensor data request commands			comparator threshold registers (address	
7.5.3.4	Reserved commands			46h to 49h)	44
7.5.4	Error checking		7.7.14	P_CAL_ZERO - pressure calibration	
7.5.4.1	Default 8-bit CRC	23		registers (address 4Ch, 4Dh)	44

7.7.15	DSP_STAT - DSP specific status register	
	(address 60h)	45
7.7.16	DEVSTAT_COPY - device status copy	
	register (address 61h)	45
7.7.17	SNSDATA0_L, SNSDATA0_H - sensor data	
	#0 registers (address 62h, 63h)	45
7.7.18	SNSDATA1 L, SNSDATA1 H - sensor data	
	#1 registers (address 64h, 65h)	46
7.7.19	SNSDATA0_TIMEx - timestamp registers	
	(address 66h to 6Bh)	46
7.7.20	P MAX, P MIN - maximum and minimum	
	absolute pressure value registers (address	
	6Ch to 6Fh)	47
7.7.21	FRT - free running timer registers	
	(addresses 78h to 7Dh)	47
7.7.22	IC type register (Address C0h)	48
7.7.23	IC manufacturer revision register (Address	
	C1h)	48
7.7.24	IC manufacturer identification register	
	(address C2h)	48
7.7.25	Part number register (address C4h, C5h)	
7.7.26	Device serial number registers	
7.7.27	ASIC wafer ID registers	
7.7.28	USERDATA_0 to USERDATA_E - user data	
	registers	50
7.7.29	USERDATA_10 to USERDATA_1E - user	
	data registers	51
7.7.30	Lock and CRC Registers	
7.7.31	Reserved registers	
7.7.32	Invalid register addresses	
7.8	Read/write register array CRC verification	
8	Maximum ratings	
9	Operating range	
10	Static characteristics	
11	Dynamic characteristics	55
12	Media compatibility—pressure sensors	
	only	57
13	Application information	
14	Package outline	
15	Soldering	
16	Mounting recommendations	
17	References	
18	Revision history	
19	Legal information	

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.