ESP8684 Series

Datasheet

Ultra-Low-Power SoC with RISC-V Single-Core CPU
Supporting IEEE 802.11b/g/n (2.4 GHz Wi-Fi) and Bluetooth 5 (LE)
1 MB, 2 MB or 4 MB flash in the 4×4 mm QFN package

Including:

ESP8684H1

ESP8684H2

ESP8684H4



Product Overview

ESP8684 series of SoCs is an ultra-low-power and highly-integrated MCU-based SoC solution that supports 2.4 GHz Wi-Fi and Bluetooth[®] Low Energy (Bluetooth LE). The block diagram of ESP8684 series is shown below.




Figure 1: Functional block diagram of ESP8684

Solution Highlights

- A complete Wi-Fi subsystem that complies with IEEE 802.11b/g/n protocol and supports
 Station mode, SoftAP mode, SoftAP + Station mode, and promiscuous mode
- A Bluetooth LE subsystem that supports features of Bluetooth 5, central role and peripheral role
- State-of-the-art power and RF performance
- 32-bit RISC-V single-core processor with a four-stage pipeline that operates at up to 120 MHz

- Storage capacity ensured by 272 KB of SRAM (16 KB for cache) and 576 KB of ROM on the chip.
- Reliable security features ensured by
 - Cryptographic hardware accelerators that support ECC, Hash and secure boot
 - Random number generator
 - External memory encryption and decryption
- Rich set of peripheral interfaces and GPIOs, ideal for various scenarios and complex applications

Features

Wi-Fi

- IEEE 802.11 b/g/n-compliant
- Supports 20 MHz bandwidth in 2.4 GHz band
- 1T1R mode with data rate up to 72.2 Mbps
- Wi-Fi Multimedia (WMM)
- TX/RX A-MPDU, TX/RX A-MSDU
- Immediate Block ACK
- Fragmentation and defragmentation
- Transmit opportunity (TXOP)
- Automatic Beacon monitoring (hardware TSF)
- 3 × virtual Wi-Fi interfaces
- Simultaneous support for Infrastructure BSS in Station mode, SoftAP mode, Station + SoftAP mode, and promiscuous mode

Note that when ESP8684 series scans in Station mode, the SoftAP channel will change along with the Station channel

Antenna diversity

Bluetooth

- Bluetooth LE: Bluetooth 5
- High power mode 20 dBm
- Speed: 125 kbps, 500 kbps, 1 Mbps, 2 Mbps
- Advertising extensions
- Multiple advertisement sets
- Channel selection algorithm #2
- Internal co-existence mechanism between Wi-Fi and Bluetooth to share the same antenna

CPU and **Memory**

- 32-bit RISC-V single-core processor, up to 120 MHz
- CoreMark[®] score:

- 1 core at 120 MHz: 305.42 CoreMark; 2.55 CoreMark/MHz
- 576 KB ROM
- 272 KB SRAM (16 KB for cache)
- In-package flash (see details in Chapter 1 ESP8684 Series Comparison)
- · Access to flash accelerated by cache
- Supports flash in-Circuit Programming (ICP)

Advanced Peripheral Interfaces

- 14 × programmable GPIOs
- Digital interfaces:
 - 3 × SPI
 - 2 × UART
 - 1 × I2C Master
 - LED PWM controller, with up to 6 channels
 - General DMA controller (GDMA), with 1 transmit channel and 1 receive channel
- Analog interfaces:
 - 1 × 12-bit SAR ADC, up to 5 channels
 - 1 × temperature sensor
- Timers:
 - 1 × 54-bit general-purpose timer
 - 2 × watchdog timers
 - 1 × 52-bit system timer

Low Power Management

• Power Management Unit with four power modes

Security

- Secure boot
- Flash encryption
- 1024-bit OTP, up to 256 bits for use

- Cryptographic hardware acceleration:
 - ECC
 - SHA Accelerator (FIPS PUB 180-4)
- Random Number Generator (RNG)
- · Clock glitch filter

Applications (A Non-exhaustive List)

With ultra-low power consumption, ESP8684 is an ideal choice for IoT devices in the following areas:

- Smart Home
 - Light control
 - Smart button
 - Smart plug
 - Indoor positioning
- Industrial Automation
 - Industrial robot
 - Industrial field bus
- Consumer Electronics
 - Smart watch and bracelet
 - Over-the-top (OTT) devices
 - Logger toys and proximity sensing toys

- Health Care
 - Health monitor
 - Baby monitor
- Smart Agriculture
 - Smart greenhouse
 - Smart irrigation
 - Agriculture robot
- Retail and Catering
 - POS machines
 - Service robot
- Generic Low-power IoT Sensor Hubs
- Generic Low-power IoT Data Loggers

Contents

Solut Feat	oduct Overview Ition Highlights Fures Ilications	1 1 2 3
1 1.1 1.2	ESP8684 Series Comparison ESP8684 Series Nomenclature Comparison	8 8 8
2 2.1 2.2 2.3 2.4	Pin Definition Pin Layout Pin Description Power Scheme Strapping Pins	9 9 9 10 12
3 3.1	Functional Description Radio and Wi-Fi 3.1.1 2.4 GHz Receiver 3.1.2 2.4 GHz Transmitter 3.1.3 Clock Generator 3.1.4 Wi-Fi Radio and Baseband 3.1.5 Wi-Fi MAC 3.1.6 Networking Features	14 14 14 14 14 15 15
3.2	Bluetooth LE 3.2.1 Bluetooth LE Radio and PHY 3.2.2 Bluetooth LE Link Layer Controller	15 15 16 16
3.3	CPU and Memory 3.3.1 CPU 3.3.2 Internal Memory 3.3.3 Address Mapping Structure 3.3.4 Cache	16 16 17 17 17
3.4	System Clocks 3.4.1 CPU Clock 3.4.2 RTC Clock	18 18 18
3.5	Digital Peripherals 3.5.1 General Purpose Input / Output Interface (GPIO) 3.5.2 Serial Peripheral Interface (SPI) 3.5.3 Universal Asynchronous Receiver Transmitter (UART) 3.5.4 I2C Interface 3.5.5 LED PWM Controller 3.5.6 General DMA Controller	18 18 20 20 20 21 21
3.6	Analog Peripherals 3.6.1 Analog-to-Digital Converter (ADC)	21 21

	3.6.2 Temperature Sensor	21
3.7	Timers	21
	3.7.1 General Purpose Timer	21
	3.7.2 System Timer	22
	3.7.3 Watchdog Timers	22
3.8	Low Power Management	22
3.9	Cryptographic Hardware Accelerators	23
3.10	Physical Security Features	23
3.11	Peripheral Pin Configurations	23
4	Electrical Characteristics	25
4.1	Absolute Maximum Ratings	25
4.2	Recommended Operating Conditions	25
4.3	DC Characteristics (3.3 V, 25 °C)	25
4.4	ADC Characteristics	26
4.5	Current Consumption	27
	4.5.1 RF Current Consumption in Active Mode	27
	4.5.2 Current Consumption in Other Modes	27
4.6	Reliability	27
4.7	Wi-Fi Radio	28
	4.7.1 Wi-Fi RF Transmitter (TX) Specifications	28
4.0	4.7.2 Wi-Fi RF Receiver (RX) Specifications	29
4.8	Bluetooth LE Radio	30
	4.8.1 Bluetooth LE RF Transmitter (TX) Specifications	30
	4.8.2 Bluetooth LE RF Receiver (RX) Specifications	32
5	Package Information	35
6	Related Documentation and Resources	36
Rev	vision History	37

List of Tables

1	ESP8684 Series Member Comparison	8
2	Pin Description	S
3	Description of ESP8684 Series Power-up and Reset Timing Parameters	12
4	Strapping Pins	12
5	Parameter Descriptions of Setup and Hold Times for the Strapping Pins	13
6	IO MUX Pin Functions	19
7	Power-Up Glitches on Pins	20
8	Peripheral Pin Configurations	23
9	Absolute Maximum Ratings	25
10	Recommended Operating Conditions	25
11	DC Characteristics (3.3 V, 25 °C)	25
12	ADC Characteristics	26
13	ADC Calibration Results	26
14	Current Consumption Depending on RF Modes	27
15	Current Consumption in Low-Power Modes	27
16	Current Consumption in Modem-sleep Mode	27
17	Reliability Qualifications	28
18	Wi-Fi Frequency	28
19	TX Power with Spectral Mask and EVM Meeting 802.11 Standards	28
20	TX EVM Test	29
21	RX Sensitivity	29
22	Maximum RX Level	29
23	RX Adjacent Channel Rejection	30
24	Bluetooth LE Frequency	30
25	Transmitter General Characteristics	30
26	Transmitter Characteristics - Bluetooth LE 1 Mbps	30
27	Transmitter Characteristics - Bluetooth LE 2 Mbps	31
28	Transmitter Characteristics - Bluetooth LE 125 Kbps	31
29	Transmitter Characteristics - Bluetooth LE 500 Kbps	31
30	Receiver Characteristics - Bluetooth LE 1 Mbps	32
31	Receiver Characteristics - Bluetooth LE 2 Mbps	32
32	Receiver Characteristics - Bluetooth LE 125 Kbps	33
33	Receiver Characteristics - Bluetooth LE 500 Kbps	33

List of Figures

1	Functional block diagram of ESP8684	1
2	ESP8684 Series Nomenclature	8
3	ESP8684 Pin Layout (Top View)	9
4	ESP8684 Series Power Scheme	11
5	ESP8684 Series Power-up and Reset Timing	11
6	Setup and Hold Times for the Strapping Pins	13
7	Address Mapping Structure	17
8	QFN24 (4×4 mm) Package	35

1 ESP8684 Series Comparison

1.1 ESP8684 Series Nomenclature




Figure 2: ESP8684 Series Nomenclature

1.2 Comparison

Table 1: ESP8684 Series Member Comparison

Ordering Code	In-Package flash	Ambient Temperature (°C)	Package (mm)
ESP8684H1 ¹	1 MB	− 40 ~ 105	QFN24 (4*4)
ESP8684H2	2 MB	− 40 ~ 105	QFN24 (4*4)
ESP8684H4	4 MB	− 40 ~ 105	QFN24 (4*4)

¹ The ESP8684H1 chip is still in **sample status**.

Pin Definition

Pin Layout 2.1




Figure 3: ESP8684 Pin Layout (Top View)

2.2 **Pin Description**

Table 2: Pin Description

Name	No.	Туре	Power Domain	Function		
ANT	1	I/O	_	RF input and output		
VDDA3P3	2	P_A	_	Analog power supply		
VDDA3P3	3	P_A	_	Analog power supply		
GPIO0	4	I/O/T	VDD3P3_RTC	GPIOO, ADC1_CH0		
GPIO1	5	I/O/T	VDD3P3_RTC	GPIO1, ADC1_CH1		
GPIO2	6	I/O/T	VDD3P3_RTC	GPIO2, ADC1_CH2, FSPIQ		
				High: on, enables the chip.		
CHIP_EN	7	I	VDD3P3_RTC	Low: off, the chip powers off.		
				Note: Do not leave the CHIP_EN pin floating.		
GPIO3	8	I/O/T	VDD3P3_RTC	GPIO3, ADC1_CH3		
MTMS	9	I/O/T	VDD3P3_RTC	MTMS, GPIO4, ADC1_CH4, FSPIHD		
MTDI	10	I/O/T	VDD3P3_RTC	MTDI, GPIO5, FSPIWP		

Name	No.	Туре	Power Domain	Function	
VDD3P3_RTC	11	P_D	_	Input power supply for RTC	
MTCK	12	I/O/T	VDD3P3_CPU	MTCK, GPIO6, FSPICLK	
MTDO	13	I/O/T	VDD3P3_CPU	MTDO, GPIO7, FSPID	
GPIO8	14	I/O/T	VDD3P3_CPU	GPIO8	
GPIO9	15	I/O/T	VDD3P3_CPU	GPIO9	
GPIO10	16	I/O/T	VDD3P3_CPU	GPIO10, FSPICS0	
VDD3P3_CPU	17	P_D		Input power supply for digital IO	
GPIO18	18	I/O/T	VDD3P3_CPU	GPIO18	
U0RXD	19	I/O/T	VDD3P3_CPU	U0RXD, GPIO19	
U0TXD	20	I/O/T	VDD3P3_CPU	U0TXD, GPIO20	
VDDA	21	P_A	_	Analog power supply	
XTAL_N	22		_	External crystal output	
XTAL_P	23		_	External crystal input	
VDDA	24	P_A	_	Analog power supply	
GND	25	G		Ground	

¹ P_A : analog power supply; P_D : power supply for digital IO; I: input; O: output; T: high impedance.

2.3 Power Scheme

Digital pins of ESP8684 are divided into two different power domains:

- VDD3P3_CPU
- VDD3P3_RTC

VDD3P3_CPU is the input power supply for digital IO and digital system.

VDD3P3_RTC is the input power supply for RTC, RTC IO, and digital system.

The power scheme diagram is shown in Figure 4.

² Pin functions in bold font are the default pin functions.

³ The pin function in this table refers only to some fixed settings and do not cover all cases for signals that can be input and output through the GPIO matrix. For more information on the GPIO matrix, please refer to Chapter IO MUX and GPIO Matrix (GPIO, IO_MUX) in *ESP8684 Technical Reference Manual*.




Figure 4: ESP8684 Series Power Scheme

Notes on CHIP_EN:

Figure 5 shows the power-up and reset timing of ESP8684 series. Details about the parameters are listed in Table 3.




Figure 5: ESP8684 Series Power-up and Reset Timing

Table 3: Description of ESP8684 Series Power-up and Reset Timing Parameters

Parameter	Description	(μ s)	
+	Time between bringing up the VDDA, VDDA3P3, VDD3P3_RTC, and	50	
t_0	VDD3P3_CPU rails, and activating CHIP_EN	50	
+	Duration of CHIP_EN signal level $<$ V_{IL_nRST} (refer to its value in	50	
t_1	Table 11) to reset the chip	50	

2.4 Strapping Pins

ESP8684 series has two strapping pins:

- GPI08
- GPI09

Software can read the values of GPIO8 and GPIO9 from GPIO_STRAPPING field in GPIO_STRAP_REG register. For register description, please refer to Section GPIO Matrix Register Summary in ESP8684 Technical Reference Manual.

During the chip's power-on reset, RTC watchdog reset, and brownout reset, the latches of the strapping pins sample the voltage level as strapping bits of "0" or "1", and hold these bits until the chip is powered down or shut down.

By default, GPIO9 is connected to the internal weak pull-up resistor. If GPIO9 is not connected or connected to an external high-impedance circuit, the latched bit value will be "1".

To change the strapping bit values, you can apply the external pull-down/pull-up resistances, or use the host MCU's GPIOs to control the voltage level of these pins when powering on ESP8684.

After reset, the strapping pins work as normal-function pins.

Table 4 lists detailed booting configurations of the strapping pins.

Table 4: Strapping Pins

	Booting Mode ¹					
Pin	Default	SPI Boot Download Boot				
GPIO8	N/A	Don't care	1			
GPIO9	Internal weak	1	0			
GFIO9	pull-up	I				
	Enabli	ng/Disabling ROM Messages Print	During Booting			
Pin	Default	Functionality				
	When the value of eFuse field EFUSE_UART_PRINT_CONTROL is					
		0 (default), print is enabled and not	controlled by GPIO8.			
GPIO8	N/A	1, if GPIO8 is 0, print is enabled; if GPIO8 is 1, it is disabled.				
		2, if GPIO8 is 0, print is disabled; if GPIO8 is 1, it is enabled.				
		3, print is disabled and not controlle	d by GPIO8.			

¹ The strapping combination of GPIO8 = 0 and GPIO9 = 0 is invalid and will trigger unexpected behavior.

Figure 6 shows the setup and hold times for the strapping pins before and after the CHIP_EN signal goes high. Details about the parameters are listed in Table 5.




Figure 6: Setup and Hold Times for the Strapping Pins

Table 5: Parameter Descriptions of Setup and Hold Times for the Strapping Pins

Parameter	Description	Min (ms)
t_0	Setup time before CHIP_EN goes from low to high	0
t ₁	Hold time after CHIP_EN goes high	3

3 Functional Description

This chapter describes the functions of ESP8684.

3.1 Radio and Wi-Fi

The ESP8684 series radio consists of the following blocks:

- 2.4 GHz receiver
- 2.4 GHz transmitter
- bias and regulators
- balun and transmit-receive switch
- · clock generator

3.1.1 2.4 GHz Receiver

The 2.4 GHz receiver demodulates the 2.4 GHz RF signal to quadrature baseband signals and converts them to the digital domain with two high-resolution, high-speed ADCs. To adapt to varying signal channel conditions, ESP8684 series integrates RF filters, Automatic Gain Control (AGC), DC offset cancelation circuits, and baseband filters.

3.1.2 2.4 GHz Transmitter

The 2.4 GHz transmitter modulates the quadrature baseband signals to the 2.4 GHz RF signal, and drives the antenna with a high-powered CMOS power amplifier. The use of digital calibration further improves the linearity of the power amplifier.

Additional calibrations are integrated to cancel any radio imperfections, such as:

- carrier leakage
- I/Q amplitude/phase matching
- baseband nonlinearities
- RF nonlinearities
- · antenna matching

These built-in calibration routines reduce the cost, time, and specialized equipment required for product testing.

3.1.3 Clock Generator

The clock generator produces quadrature clock signals of 2.4 GHz for both the receiver and the transmitter. All components of the clock generator are integrated into the chip, including inductors, varactors, filters, regulators and dividers.

The clock generator has built-in calibration and self-test circuits. Quadrature clock phases and phase noise are optimized on chip with patented calibration algorithms which ensure the best performance of the receiver and the transmitter.

3.1.4 Wi-Fi Radio and Baseband

The ESP8684 series Wi-Fi radio and baseband support the following features:

- 802.11b/g/n
- 802.11n MCS0-7 that supports 20 MHz bandwidth
- 802.11n 0.4 μs guard interval
- data rate up to 72.2 Mbps
- RX STBC (single spatial stream)
- adjustable transmitting power
- antenna diversity
 ESP8684 series supports antenna diversity with an external RF switch. This switch is controlled by one or more GPIOs, and used to select the best antenna to minimize the effects of channel imperfections.

3.1.5 Wi-Fi MAC

ESP8684 series implements the full 802.11 b/g/n Wi-Fi MAC protocol. It supports the Basic Service Set (BSS) STA and SoftAP operations under the Distributed Control Function (DCF). Power management is handled automatically with minimal host interaction to minimize the active duty period.

The ESP8684 series Wi-Fi MAC applies the following low-level protocol functions automatically:

- 3 × virtual Wi-Fi interfaces
- infrastructure BSS in Station mode, SoftAP mode, Station + SoftAP mode, and promiscuous mode
- RTS protection, CTS protection, Immediate Block ACK
- fragmentation and defragmentation
- TX/RX A-MPDU, TX/RX A-MSDU
- transmit opportunity (TXOP)
- Wi-Fi multimedia (WMM)
- CCMP, TKIP, WEP, BIP, WPA2-PSK/WPA2-Enterprise, and WPA3-PSK/WPA3-Enterprise
- automatic beacon monitoring (hardware TSF)

3.1.6 Networking Features

Espressif provides libraries for TCP/IP networking and other networking protocols over Wi-Fi. TLS 1.2 (default) and 1.3 are also supported.

3.2 Bluetooth LE

ESP8684 series includes a Bluetooth Low Energy subsystem that integrates a hardware link layer controller, an RF/modem block and a feature-rich software protocol stack. It supports the core features of Bluetooth 5.

Bluetooth LE Radio and PHY 3.2.1

Bluetooth Low Energy radio and PHY in ESP8684 series support:

- 1 Mbps PHY
- 2 Mbps PHY for higher data rates
- coded PHY for longer range (125 Kbps and 500 Kbps)
- HW listen before talk (LBT)

3.2.2 Bluetooth LE Link Layer Controller

Bluetooth Low Energy Link Layer Controller in ESP8684 series supports:

- LE advertising extensions, to enhance broadcasting capacity and broadcast more intelligent data
- multiple advertisement sets
- simultaneous advertising and scanning
- adaptive frequency hopping and channel assessment
- LE channel selection algorithm #2
- connection parameter update
- high duty cycle non-connectable advertising
- LE privacy 1.2
- LE data packet length extension
- link layer extended scanner filter policies
- low duty cycle directed advertising
- link layer encryption
- LE Ping

3.3 **CPU** and **Memory**

CPU 3.3.1

ESP8684 series has a low-power 32-bit RISC-V single-core microprocessor with the following features:

- four-stage pipeline that supports a clock frequency of up to 120 MHz
- RV32IMC ISA
- 32-bit multiplier and 32-bit divider
- up to 32 vectored interrupts at seven priority levels
- up to 2 hardware breakpoints/watchpoints
- JTAG for debugging

3.3.2 Internal Memory

ESP8684's internal memory includes:

- 576 KB of ROM: for booting and core functions.
- 272 KB of on-chip SRAM: for data and instructions, running at a configurable frequency of up to 120 MHz. Of the 272 KB SRAM, 16 KB is configured for cache.
- 1 Kbit of eFuse: 256 bits are reserved for your data, such as encryption key and device ID.
- In-package flash: See details in Chapter 1 ESP8684 Series Comparison.

3.3.3 Address Mapping Structure




Figure 7: Address Mapping Structure

Note:

The memory space with gray background is not available for use.

3.3.4 Cache

ESP8684 series has an four-way set associative cache. This cache is read-only and has the following features:

• size: 16 KB

- block size: 32 bytes
- · critical word first and early restart

3.4 System Clocks

3.4.1 CPU Clock

The CPU clock has three possible sources:

- external main crystal clock
- fast RC oscillator (typically about 17.5 MHz, and adjustable)
- PLL clock

The application can select the clock source from the three clocks above. The selected clock source drives the CPU clock directly, or after division, depending on the application. Once the CPU is reset, the default clock source would be the external main crystal clock divided by 2.

Note:

ESP8684 is unable to operate without an external main crystal clock.

3.4.2 RTC Clock

The RTC slow clock is used for RTC counter, RTC watchdog and low-power controller. It has three possible sources:

- internal slow RC oscillator (typically about 136 kHz, and adjustable)
- internal fast RC oscillator divided clock (derived from the fast RC oscillator divided by 256)
- external slow clock (clock signal input through GPIO0, and typically about 32.768 kHz)

The RTC fast clock is used for RTC peripherals and sensor controllers. It has two possible sources:

- external main crystal clock divided by 2
- internal fast RC oscillator clock (typically about 17.5 MHz, and adjustable)

3.5 Digital Peripherals

3.5.1 General Purpose Input / Output Interface (GPIO)

ESP8684 has 14 GPIO pins which can be assigned various functions by configuring corresponding registers. Besides digital signals, some GPIOs can be also used for analog functions, such as ADC.

All GPIOs have selectable internal pull-up or pull-down, or can be set to high impedance. When these GPIOs are configured as an input, the input value can be read by software through the register. Input GPIOs can also be set to generate edge-triggered or level-triggered CPU interrupts. All digital IO pins are bi-directional, non-inverting and tristate, including input and output buffers with tristate control. These pins can be multiplexed with other functions, such as the UART, SPI, etc. For low-power operations, the GPIOs can be set to holding state.

The IO MUX and the GPIO matrix are used to route signals from peripherals to GPIO pins. Together they provide highly configurable I/O. Using GPIO Matrix, peripheral input signals can be configured from any IO pins while peripheral output signals can be configured to any IO pins. Table 6 shows the IO MUX functions of each pin. For more information about IO MUX and GPIO matrix, please refer to Chapter IO MUX and GPIO Matrix (GPIO, IO_MUX) in ESP8684 Technical Reference Manual.

Table 6: IO MUX Pin Functions

Name	No.	Function 0	Function 1	Function 2	Reset	Notes
GPIO0	4	GPIO0	GPIO0	_	0	R, G
GPIO1	5	GPIO1	GPIO1	_	0	R, G
GPIO2	6	GPIO2	GPIO2	FSPIQ	1	R
GPIO3	8	GPIO3	GPIO3	_	1	R, G
MTMS	9	MTMS	GPIO4	FSPIHD	1	R
MTDI	10	MTDI	GPIO5	FSPIWP	1	R, G
MTCK	12	MTCK	GPIO6	FSPICLK	1*	_
MTDO	13	MTDO	GPIO7	FSPID	1	_
GPIO8	14	GPIO8	GPIO8	_	1	_
GPIO9	15	GPIO9	GPIO9	_	3	_
GPIO10	16	GPIO10	GPIO10	FSPICS0	1	_
GPIO18	18	GPIO18	GPIO18	_	0	_
U0RXD	19	U0RXD	GPIO19	_	3	_
U0TXD	20	U0TXD	GPIO20	_	4	_

Reset

The default configuration of each pin after reset:

- 0 input disabled, in high impedance state (IE = 0)
- 1 input enabled, in high impedance state (IE = 1)
- 2 input enabled, pull-down resistor enabled (IE = 1, WPD = 1)
- 3 input enabled, pull-up resistor enabled (IE = 1, WPU = 1)
- 4 output enabled, pull-up resistor enabled (OE = 1, WPU = 1)
- 1* When the value of eFuse bit EFUSE DIS PAD JTAG is
 - 0, input enabled, pull-up resistor enabled (IE = 1, WPU = 1)
 - 1, input enabled, in high impedance state (IE = 1)

We recommend pulling high or low GPIO pins in high impedance state to avoid unnecessary power consumption. You may add pull-up and pull-down resistors in your PCB design referring to Table 11, or enable internal pull-up and pull-down resistors during software initialization.

Notes

- R These pins have analog functions.
- **G** These pins have glitches during power-up. See details in Table 7.

Table 7: Power-Up Glitches on Pins

Pin	Glitch ¹	Typical Time Period (µs)
GPIO0	Low-level glitch	40
GPIO1	Low-level glitch	60
GPIO3	Low-level glitch	40
MTDI	Low-level glitch	60

¹ Low-level glitch: the pin is at a low level during the time period;

3.5.2 Serial Peripheral Interface (SPI)

ESP8684 series features three SPI interfaces (SPI0, SPI1, and SPI2). SPI0 and SPI1 can be configured to operate in SPI memory mode and SPI2 can be configured to operate in general-purpose SPI mode.

SPI Memory mode

In SPI memory mode, SPI0 and SPI1 interface with in-package flash. Data is transferred in bytes. Up to four-line STR reads and writes are supported. The clock frequency is configurable to a maximum of 60 MHz in STR mode.

SPI2 General-purpose SPI (GP-SPI) mode

When SPI2 acts as a general-purpose SPI, it can operate in master and slave modes. SPI2 supports two-line full-duplex communication and single-/two-/four-line half-duplex communication in both master and slave modes. The host's clock frequency of SPI2 is configurable. Data is transferred in bytes. The clock polarity (CPOL) and phase (CPHA) are also configurable. The SPI2 interface can connect to GDMA.

In master or slave mode, the clock frequency is 40 MHz at most, and the four modes of SPI transfer format are supported.

3.5.3 Universal Asynchronous Receiver Transmitter (UART)

ESP8684 series has two UART interfaces, i.e. UART0 and UART1, which support IrDA and asynchronous communication (RS232 and RS485) at a speed of up to 2.5 Mbps. The UART controller provides hardware flow control (CTS and RTS signals) and software flow control (XON and XOFF).

3.5.4 I2C Interface

ESP8684 series has an I2C bus master interface. The I2C interface supports:

- standard mode (100 Kbit/s)
- fast mode (400 Kbit/s)
- up to 800 Kbit/s (constrained by SCL and SDA pull-up strength)
- 7-bit and 10-bit addressing mode
- double addressing mode
- 7-bit broadcast address

You can configure instruction registers to control the I2C interface for more flexibility.

3.5.5 LED PWM Controller

The LED PWM controller has the following features:

- Six identical, independent PWM generators (i.e. channels) that generate digital waveforms
- Configurable waveform periods and duty cycle
- Maximum PWM resolution: 14 bits
- PWM signal output in low-power mode (Light-sleep mode)
- Automatic duty cycle fading gradual increase/decrease of PWM duty cycle, which is useful for the LED RGB color-gradient generator.

3.5.6 General DMA Controller

ESP8684 series has a general DMA controller (GDMA) with two independent channels, i.e. one transmit channel and one receive channel. These two channels are shared by peripherals with DMA feature. The GDMA controller implements a fixed-priority scheme among these channels, whose priority can be configured.

The GDMA controller controls data transfer using linked lists. It allows peripheral-to-memory and memory-to-memory data transfer at a high speed. All channels can access internal RAM.

Peripherals on ESP8684 series with DMA feature are SPI2 and SHA.

3.6 Analog Peripherals

3.6.1 Analog-to-Digital Converter (ADC)

ESP8684 series integrates a 12-bit SAR ADC, which supports measurements on 5 channels.

For ADC characteristics, please refer to Table 12.

3.6.2 Temperature Sensor

The temperature sensor generates a voltage that varies with temperature. The voltage is internally converted via an ADC into a digital value.

The temperature sensor has a range of –40 °C to 125 °C. It is designed primarily to sense the temperature changes inside the chip. The temperature value depends on factors like microcontroller clock frequency or I/O load. Generally, the chip's internal temperature is higher than the operating ambient temperature.

3.7 Timers

3.7.1 General Purpose Timer

ESP8684 series is embedded with a 54-bit general-purpose timer, which is based on a 16-bit prescaler and a 54-bit auto-reload-capable up/down-timer.

The timers' features are summarized as follows:

- a 16-bit clock prescaler, from 2 to 65536
- a 54-bit time-base counter programmable to be incrementing or decrementing

- able to read real-time value of the time-base counter
- halting and resuming the time-base counter
- programmable alarm generation
- level interrupt generation

3.7.2 System Timer

ESP8684 series integrates a 52-bit system timer, which has two 52-bit counters and three comparators. The system timer has the following features:

- counters with a fixed clock frequency of 16 MHz
- three types of independent interrupts generated according to alarm value
- two alarm modes: target mode and period mode
- 52-bit target alarm value and 26-bit periodic alarm value
- automatic reload of counter value
- counters can be stalled if the CPU is stalled or in OCD mode

3.7.3 Watchdog Timers

The ESP8684 series contains two watchdog timers: one in general-purpose timer group (called Main System Watchdog Timer, or MWDT) and one in the RTC module (called the RTC Watchdog Timer, or RWDT).

During the flash boot process, RWDT and MWDT are enabled automatically in order to detect and recover from booting errors.

Watchdog timers have the following features:

- four stages, each with a programmable timeout value. Each stage can be configured, enabled and disabled separately
- interrupt, CPU reset, or core reset for MWDT upon expiry of each stage; interrupt, CPU reset, core reset, or system reset for RWDT upon expiry of each stage
- 32-bit expiry counter
- write protection, to prevent RWDT and MWDT configuration from being altered inadvertently
- flash boot protection
 If the boot process from an SPI flash does not complete within a predetermined period of time, the watchdog will reboot the entire main system.

3.8 Low Power Management

With the use of advanced power-management technologies, ESP8684 series can switch between different power modes.

- Active mode: CPU and chip radio are powered on. The chip can receive, transmit, or listen.
- Modem-sleep mode: The CPU is operational and the clock speed can be reduced. Wireless base band, and radio are disabled, but wireless connection can remain active.

- Light-sleep mode: The CPU is paused. Any wake-up events (MAC,RTC timer, or external interrupts) will wake up the chip. Wireless connection can remain active.
- Deep-sleep mode: CPU and most peripherals are powered down. Only the PMU in RTC power management unit is powered on. For more details, please refer to Figure 1.

For power consumption in different power modes, please refer to Current Consumption.

3.9 Cryptographic Hardware Accelerators

ESP8684 series is equipped with hardware accelerators of general algorithms, such as:

- SHA1/SHA224/SHA256 (FIPS PUB 180-4)
- ECC

3.10 Physical Security Features

- In-package flash encryption (AES-XTS algorithm) with software inaccessible key prevents unauthorized readout of your application code or data.
- Secure boot feature uses a hardware root of trust to ensure only signed firmware can be booted.
- The clock glitch filter can filter the glitches on the external main crystal clock, so as to prevent the chip from being attacked by clock glitches.

3.11 Peripheral Pin Configurations

Table 8: Peripheral Pin Configurations

Interface	Signal	Pin	Function
ADC	ADC1_CH0	GPIO0	One 12-bit SAR ADC
	ADC1_CH1	GPIO1	
	ADC1_CH2	GPIO2	
	ADC1_CH3	GPIO3	
	ADC1_CH4	MTMS	
JTAG	MTDI	MTDI	JTAG for software debugging
	MTCK	MTCK	
	MTMS	MTMS	
	MTDO	MTDO	
UART	U0RXD_in	Any GPIO pins	Two UART channels with hardware flow control
	U0CTS_in		
	U0DSR_in		
	U0TXD_out		
	U0RTS_out		
	U0DTR_out		
	U1RXD_in		
	U1CTS_in		
	U1DSR_in		
	U1TXD_out		

Interface	Signal	Pin	Function
	U1RTS_out		
	U1DTR_out		
I2C	I2CEXT0_SCL_in	Any GPIO pins	One I2C channel in slave or master mode
	I2CEXTO_SDA_in		
	I2CEXT0_SCL_out		
	I2CEXT0_SDA_out		
LED PWM	ledc_ls_sig_out0~5	Any GPIO pins	Six independent PWM channels
SPI2	FSPICLK_in/_out_mux	Any GPIO pins	Master mode and slave mode of SPI, Dual
	FSPICS0_in/_out		SPI, Quad SPI, and QPI
	FSPICS1~5_out		Connection to external flash, RAM, and
	FSPID_in/_out		other SPI devices
	FSPIQ_in/_out		Four modes of SPI transfer format
	FSPIWP_in/_out		Configurable SPI frequency
	FSPIHD_in/_out		64-byte FIFO or GDMA buffer

Electrical Characteristics

4.1 **Absolute Maximum Ratings**

Stresses beyond the absolute maximum ratings listed in the table below may cause permanent damage to the device. These are stress ratings only, and do not refer to the functional operation of the device.

Table 9: Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit
VDDA3P3, VDDA, VDD3P3_RTC,	Voltage applied to power supply pins	-0.3	3.6	\/
VDD3P3_CPU	per power domain	-0.3	3.0	\ \ \
l _{output} 1	Cumulative IO output current		730	mA
T_{STORE}	Storage temperature	-40	150	°C

¹ The chip worked properly after a 24-hour test in ambient temperature at 25 °C, and the IOs in two domains (VDD3P3_RTC, VDD3P3_CPU) output high logic level to ground.

Recommended Operating Conditions

Table 10: Recommended Operating Conditions

Symbol	Parameter		Тур	Max	Unit
VDDA3P3, VDDA,					
VDD3P3_RTC,	Voltage applied to power supply pin	3.0	3.3	3.6	V
VDD3P3_CPU ¹					
I_{VDD}^2	Current delivered by external power supply	0.5	_	_	Α
T_A	Operating ambient temperature	-40	_	105	°C

¹ To write eFuse, VDD3P3_CPU should not be higher than 3.3 V.

DC Characteristics (3.3 V, 25 °C) 4.3

Table 11: DC Characteristics (3.3 V, 25 °C)

Symbol	Parameter	Min	Тур	Max	Unit
C_{IN}	Pin capacitance	_	2	_	рF
V_{IH}	High-level input voltage	0.75 × VDD ¹	_	VDD ¹ + 0.3	V
V_{IL}	Low-level input voltage	-0.3		$0.25 \times VDD^1$	V
$ I_{IH} $	High-level input current	_	_	50	nA
$ I_{IL} $	Low-level input current	_	_	50	nA
V_{OH}^2	High-level output voltage	$0.8 \times VDD^1$	_	_	V
V_{OL}^2	Low-level output voltage	_	_	$0.1 \times VDD^1$	V
I_{OH}	High-level source current (VDD 1 = 3.3 V, V _{OH} >= 2.64 V, PAD_DRIVER = 3)	_	40	_	mA

² If you use a single power supply, the recommended output current is 500 mA or more.

I_{OL}	Low-level sink current (VDD 1 = 3.3 V, V $_{OL}$ = 0.495 V, PAD_DRIVER = 3)	_	28	_	mA
R_{PU}	Pull-up resistor	_	45	_	kΩ
R_{PD}	Pull-down resistor	_	45	_	kΩ
V_{IH_nRST}	Chip reset release voltage	$0.75 \times VDD^1$	_	VDD ¹ + 0.3	V
V_{IL_nRST}	Chip reset voltage	-0.3		$0.25 \times VDD^1$	V

¹ VDD is the I/O voltage for a particular power domain of pins.

4.4 ADC Characteristics

Table 12: ADC Characteristics

Symbol Parameter		Min	Max	Unit
DNL (Differential nonlinearity) ¹	ADC connected to an external 100 nF capacitor; DC signal input;	-1	3	LSB
INL (Integral nonlinearity)	ambient temperature at 25 °C; Wi-Fi off	-4	8	LSB
Sampling rate	_	_	100	kSPS ²

¹ To get better DNL results, you can sample multiple times and apply a filter, or calculate the average value.

ESP-IDF provides a couple of calibration methods for ADC. Results after calibration using hardware + software calibration are shown in Table 13. For higher accuracy, users may apply other calibration methods provided in ESP-IDF, or implement their own.

Table 13: ADC Calibration Results

Parameter	Description	Min	Max	Unit
Total error	ATTENO, effective measurement range of 0 ~ 950	-5	5	mV
Total error	ATTEN3, effective measurement range of 0 ~ 2800	-10	10	mV

 $^{^{2}}$ V_{OH} and V_{OL} are measured using high-impedance load.

² kSPS means kilo samples-per-second.

Current Consumption 4.5

4.5.1 **RF Current Consumption in Active Mode**

The current consumption measurements are taken with a 3.3 V supply at 25 °C of ambient temperature at the RF port. All transmitters' measurements are based on a 100% duty cycle.

Table 14: Current Consumption Depending on RF Modes

Work mode	mode Description		Peak
			(mA)
		802.11b, 1 Mbps, @22 dBm	370
Active (DE working)	TX	802.11g, 54 Mbps, @20 dBm	320
Active (RF working)		802.11n, HT20, MCS7, @19 dBm	300
	RX	802.11b/g/n, HT20	65

4.5.2 Current Consumption in Other Modes

Table 15: Current Consumption in Low-Power Modes

Work mode	Description		Unit
Light-sleep	_	140	μ A
Deep-sleep	Only RTC timer is powered on	5	μ A
Power off	CHIP_EN is set to low level, and the chip is powered off	1	μΑ

Table 16: Current Consumption in Modem-sleep Mode

Work mode	Frequency (MHz)	Description	Typ ¹ (mA)	Typ ² (mA)
	80	WFI (Wait-for-Interrupt)	9.4	10.3
Modem-sleep ³		CPU run at full speed	12.1	13.0
iviodem-sieep		WFI (Wait-for-Interrupt)	10.7	11.5
		CPU run at full speed	14.7	15.6

¹ Current consumption when all peripheral clocks are **disabled**.

Reliability 4.6

² Current consumption when all peripheral clocks are **enabled**. In practice, the current consumption might be different depending on which peripherals are enabled.

³ In Modem-sleep mode, Wi-Fi is clock gated, and the current consumption might be higher when accessing flash. For a flash rated at 80 Mbit/s, in SPI 2-line mode the consumption is 10 mA.

Table 17: Reliability Qualifications

Test Item	Test Conditions	Test Standard
HTOL (High Temperature Operating Life)	125 °C, 1000 hours	JESD22-A108
ESD (Electro-Static	HBM (Human Body Mode) ¹ ± 2000 V	JS-001
Discharge Sensitivity)	CDM (Charge Device Mode) ² ± 1000 V	JS-002
Lotoburo	Current trigger ± 200 mA	JESD78
Latch up	Voltage trigger 1.5 × VDD $_{max}$	JESD/O
Preconditioning	Bake 24 hours @125 °C Moisture soak (level 3: 192 hours @30 °C, 60% RH) IR reflow solder: 260 + 0 °C, 20 seconds, three times	J-STD-020, JESD47, JESD22-A113
TCT (Temperature Cycling Test)	-65 °C / 150 °C, 500 cycles	JESD22-A104
uHAST (Highly Accelerated Stress Test, unbiased)	130 °C, 85% RH, 96 hours	JESD22-A118
HTSL (High Temperature Storage Life)	150 °C, 1000 hours	JESD22-A103
LTSL (Low Temperature Storage Life)	–40 °C, 1000 hours	JESD22-A119

¹ JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.

4.7 Wi-Fi Radio

Table 18: Wi-Fi Frequency

Parameter	Min	Typ	Max
	(MHz)	(MHz)	(MHz)
Center frequency of operating channel	2412	_	2484

4.7.1 Wi-Fi RF Transmitter (TX) Specifications

Table 19: TX Power with Spectral Mask and EVM Meeting 802.11 Standards

Rate	Min	Тур	Max
riate	(dBm)	(dBm)	(dBm)
802.11b, 1 Mbps	_	21.5	_
802.11b, 11 Mbps		21.5	_
802.11g, 6 Mbps	_	21.5	_
802.11g, 54 Mbps		19.5	_
802.11n, HT20, MCS0	_	21.0	_
802.11n, HT20, MCS7		19.0	_

² JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.

Table 20: TX EVM Test

Rate	Min (dB)	Typ (dB)	SL ¹ (dB)
802.11b, 1 Mbps, @21.5 dBm	_	-25.2	-10
802.11b, 11 Mbps, @21.5 dBm	_	-25.2	-10
802.11g, 6 Mbps, @21.5 dBm	_	-20.4	-5
802.11g, 54 Mbps, @19.5 dBm		-26.8	-25
802.11n, HT20, MCS0, @21 dBm		-21.0	-5
802.11n, HT20, MCS7, @19 dBm	_	-29.0	-27

¹ SL stands for standard limit value.

4.7.2 Wi-Fi RF Receiver (RX) Specifications

Table 21: RX Sensitivity

Rate	Min (dBm)	Typ (dBm)	Max (dBm)
802.11b, 1 Mbps	(dBiii)	-99.0	(aBiii)
802.11b, 2 Mbps	_	-96.5	_
802.11b, 5.5 Mbps	_	-94.0	_
802.11b, 11 Mbps	_	-90.0	_
802.11g, 6 Mbps	_	-94.0	_
802.11g, 9 Mbps	_	-92.0	_
802.11g, 12 Mbps	_	-91.0	_
802.11g, 18 Mbps	_	-89.0	_
802.11g, 24 Mbps	_	-86.0	_
802.11g, 36 Mbps	_	-83.0	
802.11g, 48 Mbps		-78.5	_
802.11g, 54 Mbps		-77.0	
802.11n, HT20, MCS0		-92.5	
802.11n, HT20, MCS1		-90.5	_
802.11n, HT20, MCS2		-87.5	
802.11n, HT20, MCS3	_	-84.5	_
802.11n, HT20, MCS4		-81.5	
802.11n, HT20, MCS5	_	-77.5	_
802.11n, HT20, MCS6	_	-75.5	
802.11n, HT20, MCS7	_	-74.0	_

Table 22: Maximum RX Level

Rate	Min	Typ	Max
	(dBm)	(dBm)	(dBm)
802.11b, 1 Mbps		5	

Table 22 - cont'd from previous page

Rate	Min	Тур	Max
riate	(dBm)	(dBm)	(dBm)
802.11b, 11 Mbps	_	5	
802.11g, 6 Mbps	_	5	
802.11g, 54 Mbps	_	0	_
802.11n, HT20, MCS0		5	_
802.11n, HT20, MCS7	_	-1	

Table 23: RX Adjacent Channel Rejection

Rate	Min (dB)	Typ (dB)	Max (dB)
802.11b, 1 Mbps		35	
802.11b, 11 Mbps	_	35	
802.11g, 6 Mbps	_	31	_
802.11g, 54 Mbps	_	20	_
802.11n, HT20, MCS0	_	31	_
802.11n, HT20, MCS7	_	16	

Bluetooth LE Radio 4.8

Table 24: Bluetooth LE Frequency

Parameter	Min	Typ	Max
	(MHz)	(MHz)	(MHz)
Center frequency of operating channel	2402	_	2480

4.8.1 Bluetooth LE RF Transmitter (TX) Specifications

Table 25: Transmitter General Characteristics

Parameter	Description	Min	Тур	Max	Unit
RF transmit power ¹	RF power control range	-24.0	_	20.0	dBm

¹ Target center frequency range and transmit power are configurable by software. See ESP RF Test Tool and Test Guide for more details.

Table 26: Transmitter Characteristics - Bluetooth LE 1 Mbps

Parameter	Description	Min	Тур	Max	Unit
		_	1.0		kHz
Carrier frequency offset and drift	$ Max f_0 = f_m $	_	2.3	_	kHz
	$ f_{n-} f_{n-5} $	_	1.4		kHz

Table 26 - cont'd from previous page

Parameter	Description	Min	Тур	Max	Unit
	$ f_1-f_0 $		1.5	_	kHz
Modulation characteristics	$\Delta f1_{ ext{avg}}$		250.2	_	kHz
	Min Δ $f2_{\rm max}$ (for at least	_	234.4	_	kHz
	99.9% of all Δ $f2_{\text{max}}$)				NI IZ
	$\Delta~f2_{ m avg}/\Delta~f1_{ m avg}$		1.0	_	_
In-band spurious emissions	± 2 MHz offset	_	-32	_	dBm
	± 3 MHz offset		-38		dBm
	> ± 3 MHz offset		-41	_	dBm

Table 27: Transmitter Characteristics - Bluetooth LE 2 Mbps

Parameter	Description	Min	Тур	Max	Unit
			3.7	_	kHz
Carrier frequency offset and drift	$Max f_0 - f_n $		1.8	_	kHz
	$ \operatorname{Max} f_{n-} f_{n-5} $	_	1.5	_	kHz
	$ f_1 - f_0 $		1.1	_	kHz
Modulation characteristics	$\Delta f1_{ ext{avg}}$	_	500.0		kHz
	$\begin{array}{cccc} \text{Min } \Delta & f2_{\text{max}} & \text{(for at least} \\ \text{99.9\% of all } \Delta & f2_{\text{max}}) \end{array}$		460.7	_	kHz
	$\Delta f 2_{\rm avg}/\Delta f 1_{\rm avg}$	_	1.0	_	_
In-band spurious emissions	± 4 MHz offset	_	-40		dBm
	± 5 MHz offset	_	-43	_	dBm
	> ± 5 MHz offset		-44	_	dBm

Table 28: Transmitter Characteristics - Bluetooth LE 125 Kbps

Parameter	Description	Min	Тур	Max	Unit
		_	0.6	_	kHz
Carrier frequency offset and drift	$Max \left f_0 - f_n \right $		0.7	_	kHz
Carrier frequency offset and drift	$ f_n - f_{n-3} $	_	0.4	_	kHz
	$ f_0 - f_3 $		0.7	_	kHz
	$\Delta f1_{ ext{avg}}$		250.0	_	kHz
Modulation characteristics	$\begin{array}{ccccc} \text{Min } \Delta & f1_{\text{max}} & \text{(for at least} \\ 99.9\% & \text{of all} \Delta & f2_{\text{max}}) \end{array}$		241.0	_	kHz
	± 2 MHz offset		-32	_	dBm
In-band spurious emissions	± 3 MHz offset		-38		dBm
	> ± 3 MHz offset		-41	_	dBm

Table 29: Transmitter Characteristics - Bluetooth LE 500 Kbps

Parameter	Description	Min	Тур	Max	Unit
	$ \operatorname{Max} f_n _{n=0, 1, 2,k}$		0.5	_	kHz

Carrier frequency offset and drift

Table 29 - cont'd from previous page

Parameter	Description	Min	Тур	Max	Unit
	$Max \left f_0 - f_n \right $	_	0.6		kHz
	$ f_n - f_{n-3} $		0.2		kHz
	$ f_0 - f_3 $		0.8		kHz
	$\Delta~f2_{ extsf{avg}}$	_	251.3		kHz
Modulation characteristics	Min Δ $f2_{\rm max}$ (for at least		234.5		kHz
	99.9% of all Δ $f2_{\text{max}}$)	_	204.0	_	NI IZ
	± 2 MHz offset	_	-32		dBm
In-band spurious emissions	± 3 MHz offset		-38	_	dBm
	> ± 3 MHz offset		-41		dBm

4.8.2 Bluetooth LE RF Receiver (RX) Specifications

Table 30: Receiver Characteristics - Bluetooth LE 1 Mbps

Parameter	Description	Min	Тур	Max	Unit
Sensitivity @30.8% PER	_	_	-98.0		dBm
Maximum received signal @30.8% PER	_	_	8	_	dBm
Co-channel C/I	F = F0 MHz	_	8	_	dB
	F = F0 + 1 MHz	_	-1	_	dB
	F = F0 – 1 MHz	_	-3	_	dB
	F = F0 + 2 MHz	_	-26	_	dB
Adjacent channel calcotivity C/I	F = F0 – 2 MHz	_	-28	_	dB
Adjacent channel selectivity C/I	F = F0 + 3 MHz	_	-34	_	dB
	F = F0 – 3 MHz	_	-33	_	dB
	F >= F0 + 4 MHz	_	-33	_	dB
	F <= F0 – 4 MHz	_	-31	_	dB
Image frequency	_	_	-33	_	dB
Adjacent channel to image frequency	$F = F_{image} + 1 \text{ MHz}$	_	-32	_	dB
Adjacent channel to image frequency	$F = F_{image} - 1 \text{ MHz}$	_	-34	_	dB
	30 MHz ~ 2000 MHz	_	-23	_	dBm
	2003 MHz ~ 2399 MHz	_	-30	_	dBm
Out-of-band blocking performance	2484 MHz ~ 2997 MHz	_	-10	_	dBm
	3000 MHz ~ 12.75 GHz	_	-17	_	dBm
Intermodulation	_	_	-31	_	dBm

Table 31: Receiver Characteristics - Bluetooth LE 2 Mbps

Parameter	Description	Min	Тур	Max	Unit
Sensitivity @30.8% PER	_	_	-95.0	_	dBm
Maximum received signal @30.8% PER	_	_	8	_	dBm
Co-channel C/I	F = F0 MHz	_	9	_	dB
	F = F0 + 2 MHz	_	-11	_	dB

Table 31 - cont'd from previous page

Parameter	Description	Min	Тур	Max	Unit
	F = F0 – 2 MHz	_	-7	_	dB
	F = F0 + 4 MHz	_	-35	_	dB
	F = F0 - 4 MHz	_	-30	_	dB
	F = F0 + 6 MHz	_	-35	_	dB
	F = F0 – 6 MHz	_	-29	_	dB
	F >= F0 + 8 MHz	_	-39	_	dB
	F <= F0 – 8 MHz	_	-33	_	dB
Image frequency	_	_	-35	_	dB
Adjacent channel to image frequency	$F = F_{image} + 2 \text{ MHz}$	_	-35	_	dB
Adjacent channel to image frequency	$F = F_{image} - 2 \text{ MHz}$	_	-11	_	dB
	30 MHz ~ 2000 MHz	_	-30	_	dBm
Out of hand blooking parformance	2003 MHz ~ 2399 MHz	_	-34	_	dBm
Out-of-band blocking performance	2484 MHz ~ 2997 MHz	_	-19	_	dBm
	3000 MHz ~ 12.75 GHz	_	-28	_	dBm
Intermodulation	_	_	-33	_	dBm

Table 32: Receiver Characteristics - Bluetooth LE 125 Kbps

Parameter	Description	Min	Тур	Max	Unit
Sensitivity @30.8% PER	_	_	-106.0	_	dBm
Maximum received signal @30.8% PER	_	_	8	_	dBm
Co-channel C/I	F = F0 MHz	_	3	_	dB
	F = F0 + 1 MHz	_	-7	_	dB
	F = F0 – 1 MHz	_	-5	_	dB
	F = F0 + 2 MHz	_	-35		dB
Adjacent channel calcutivity C/I	F = F0 – 2 MHz	_	-34		dB
Adjacent channel selectivity C/I	F = F0 + 3 MHz	_	-38	_	dB
	F = F0 - 3 MHz	_	-37	_	dB
	F >= F0 + 4 MHz	_	-41		dB
	F <= F0 – 4 MHz	_	-45		dB
Image frequency	_	_	-41		dB
A discount of the interest for the control of	$F = F_{image} + 1 \text{ MHz}$	_	-43	_	dB
Adjacent channel to image frequency	$F = F_{image} - 1 \text{ MHz}$		-38		dB

Table 33: Receiver Characteristics - Bluetooth LE 500 Kbps

Parameter	Description	Min	Тур	Max	Unit
Sensitivity @30.8% PER	_	_	-102.0		dBm
Maximum received signal @30.8% PER	_	_	8	_	dBm
Co-channel C/I	F = F0 MHz	_	4	_	dB
	F = F0 + 1 MHz	_	-6	_	dB
	F = F0 - 1 MHz	_	-5		dB

Table 33 - cont'd from previous page

Parameter	Description	Min	Тур	Max	Unit
	F = F0 + 2 MHz	_	-29		dB
	F = F0 – 2 MHz	_	-32	_	dB
	F = F0 + 3 MHz	_	-31		dB
	F = F0 - 3 MHz	_	-36	_	dB
	F >= F0 + 4 MHz	_	-34	_	dB
	F <= F0 – 4 MHz	_	-33	_	dB
Image frequency	_	_	-34	_	dB
Adjacent channel to image frequency	$F = F_{image} + 1 \text{ MHz}$	_	-37		dB
Adjacent channel to image frequency	$F = F_{image} - 1 \text{ MHz}$	_	-31	_	dB

5 Package Information




Figure 8: QFN24 (4×4 mm) Package

Note:

- All dimensions are in millimeters (mm).
- The pins of the chip are numbered in a clockwise direction from Pin 1 in the top view;
- Please go to <u>Chipsets</u> to view the recommended PCB package source file (asc). The source file can be imported using software such as PADS or AD (Altium Designer);
- For information about tape, reel, and product marking, please refer to Espressif Chip-Packing Information.

6 Related Documentation and Resources

Related Documentation

- ESP8684 Technical Reference Manual Detailed information on how to use the ESP8684 memory and peripherals.
- ESP8684 Hardware Design Guidelines Guidelines on how to integrate the ESP8684 into your hardware product.
- · Certificates
 - https://espressif.com/en/support/documents/certificates
- Documentation Updates and Update Notification Subscription https://espressif.com/en/support/download/documents

Developer Zone

- \bullet ESP-IDF and other development frameworks on GitHub.
 - https://github.com/espressif
- ESP32 BBS Forum Engineer-to-Engineer (E2E) Community for Espressif products where you can post questions, share knowledge, explore ideas, and help solve problems with fellow engineers.
 - https://esp32.com/
- The ESP Journal Best Practices, Articles, and Notes from Espressif folks.
 - https://blog.espressif.com/
- See the tabs SDKs and Demos, Apps, Tools, AT Firmware.
 https://espressif.com/en/support/download/sdks-demos

Products

- ESP8684 Series SoCs Browse through all ESP8684 SoCs.
 - https://espressif.com/en/products/socs?id=ESP8684
- ESP8684 Series Modules Browse through all ESP8684-based modules.
 - https://espressif.com/en/products/modules?id=ESP8684
- ESP8684 Series DevKits Browse through all ESP8684-based devkits.
 - https://espressif.com/en/products/devkits?id=ESP8684
- ESP Product Selector Find an Espressif hardware product suitable for your needs by comparing or applying filters. https://products.espressif.com/#/product-selector?language=en

Contact Us

- See the tabs Sales Questions, Technical Enquiries, Circuit Schematic & PCB Design Review, Get Samples (Online stores), Become Our Supplier, Comments & Suggestions.
 - https://espressif.com/en/contact-us/sales-questions

Revision History

Date	Version	Release notes
2023-07-25	v1.3	 Updated table 1 Renamed "SiP Flash" to "In-package Flash" to keep term consistency Added information about clock glitch filter in Section <i>Physical Security Features</i> Added SRAM clock frequency in Section <i>Internal Memory</i>.
2022-12-13	v1.2	Updated table 23
2022-12-08	v1.1	Delete feature "Supports external power amplifier"
2022-10-24	v1.0	 Updated section ADC Characteristics. Added section Reliability. Updated section Bluetooth LE Radio Added link to the recommended PCB package source file.
2022-07-12	v0.7	Added table "power-up glitches on pins" for General Purpose Input / Output Interface (GPIO)
2022-06-30	v0.6	Updated Current Consumption in Other Modes
2022-05-05	v0.5	Updated Wi-Fi Radio and Bluetooth LE Radio
2022-01-28	v0.4	Updated Electrical Characteristics and Package Information
2021-12-22	v0.2	Updated section Applications
2021-11-30	v0.1	Preliminary release



Disclaimer and Copyright Notice

Information in this document, including URL references, is subject to change without notice.

ALL THIRD PARTY'S INFORMATION IN THIS DOCUMENT IS PROVIDED AS IS WITH NO WARRANTIES TO ITS AUTHENTICITY AND ACCURACY.

NO WARRANTY IS PROVIDED TO THIS DOCUMENT FOR ITS MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, NOR DOES ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE.

All liability, including liability for infringement of any proprietary rights, relating to use of information in this document is disclaimed. No licenses express or implied, by estoppel or otherwise, to any intellectual property rights are granted herein.

The Wi-Fi Alliance Member logo is a trademark of the Wi-Fi Alliance. The Bluetooth logo is a registered trademark of Bluetooth SIG.

All trade names, trademarks and registered trademarks mentioned in this document are property of their respective owners, and are hereby acknowledged.

Copyright © 2023 Espressif Systems (Shanghai) Co., Ltd. All rights reserved.