

[Order](http://www.ti.com/product/bq24079QW-Q1?dcmp=dsproject&hqs=sandbuy&#samplebuy) Now

SLUSCM2B –OCTOBER 2017–REVISED NOVEMBER 2018

Support & **[Community](http://www.ti.com/product/bq24079QW-Q1?dcmp=dsproject&hqs=support&#community)**

 22

bq24079QW-Q1 Automotive Qualified 4.1-V Battery Voltage Li-Ion Battery Charger with NTC Monitoring and Power Path

Technical [Documents](http://www.ti.com/product/bq24079QW-Q1?dcmp=dsproject&hqs=td&#doctype2)

1 Features

- Qualified for Automotive Applications
- AEC-Q100 Qualified with the Following Results:
	- Device Temperature Grade 1: -40°C to +125°C Ambient Operating Temperature Range
	- Device HBM ESD Classification Level 2
	- Device CDM ESD Classification Level C4A
- • Fully Compliant USB Charger
	- Selectable 100-mA and 500-mA Maximum Input Current
	- 100-mA Maximum Current Limit Ensures Compliance to USB-IF Standard
	- Input Based Dynamic Power Management $(V_{IN}$ -DPM) for Protection Against Poor USB Sources
- 28-V Input Rating with Overvoltage Protection
- 4.1-V Battery Regulation Voltage
- Integrated Dynamic Power-Path Management (DPPM) Function Simultaneously and Independently Powers the System and Charges the Battery
- Supports up to 1.5-A Charge Current with Current Monitoring Output (ISET)
- Programmable Input Current Limit up to 1.5 A for Wall Adapters
- Battery Disconnect Function with SYSOFF Input
- • Programmable Pre-Charge and Fast-Charge Safety Timers
- Reverse Current, Short-Circuit, and Thermal Protection
- NTC Thermistor Input
- Proprietary Start Up Sequence Limits Inrush **Current**
- Status Indication Charging/Done, Power Good
- Small 3 mm × 3 mm 16 Lead VQFN Package with Wettable Flank

2 Applications

- Automotive Telematics
- Fleet Management
- Display Key/Smart Key

3 Description

Tools & [Software](http://www.ti.com/product/bq24079QW-Q1?dcmp=dsproject&hqs=sw&#desKit)

The bq24079QW-Q1 is an integrated Li-ion linear charger and system power-path management device targeted at space-constraint automotive applications such as telematics/eCall. The device can operate from 4.35 V to 6.4 V and support charge currents up to 1.5 A. The input voltage range with input overvoltage protection supports unregulated adapters. The USB input current limit accuracy and start up sequence allow the bq24079QW-Q1 to meet the USB-IF inrush current specification. Additionally, the input dynamic power management $(V_{IN}-DPM)$ prevents the system load from crashing incorrectly configured USB sources.

The bq24079QW-Q1 features dynamic power-path management (DPPM) that powers the system while simultaneously and independently charging the battery. The DPPM circuit reduces the charge current when the input current limit causes the system output to fall to the DPPM threshold; thus, supplying the system load at all times while monitoring the charge current separately. This feature along with the 4.1-V battery regulation voltage helps to extend battery life time by reducing the number of charge and discharge cycles on the battery, allowing for proper charge termination and enabling the system to run with a defective or absent battery pack.

Device Information[\(1\)](#page-0-0)

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application Circuit

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, **44** intellectual property matters and other important disclaimers. PRODUCTION DATA.

 $\overline{2}$

Table of Contents

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (October 2017) to Revision A **Page Page**

Texas **NSTRUMENTS**

5 Description (continued)

Additionally, the regulated system input enables instant system turn-on when plugged in even with a totally discharged battery. The power-path management architecture also permits the battery to supplement the system current requirements when the adapter cannot deliver the peak system currents, enabling the use of a smaller adapter.

The battery is charged in three phases: conditioning, constant current, and constant voltage. In all charge phases, an internal control loop monitors the IC junction temperature and reduces the charge current if the internal temperature threshold is exceeded. The charger power stage and charge current sense functions are fully integrated. The charger function has high accuracy current and voltage regulation loops, charge status display, and charge termination. The input current limit and charge current are programmable using external resistors.

[bq24079QW-Q1](http://www.ti.com/product/bq24079qw-q1?qgpn=bq24079qw-q1) SLUSCM2B –OCTOBER 2017–REVISED NOVEMBER 2018 **www.ti.com**

6 Device Comparison Table

7 Pin Configuration and Functions

Pin Functions

4

[Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLUSCM2B&partnum=bq24079QW-Q1) Copyright © 2017–2018, Texas Instruments Incorporated

Pin Functions (continued)

8 Specifications

8.1 Absolute Maximum Ratings(1)

over the -40°C to 125°C operating free-air temperature range (unless otherwise noted)

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to the network ground terminal unless otherwise noted.

(2) The IC operational charging life is reduced to 20,000 hours, when charging at 1.5A and 125°C. The thermal regulation feature reduces charge current if the IC's junction temperature reaches 125°C; thus without a good thermal design the maximum programmed charge current may not be reached.

8.2 ESD Ratings

(1) Electrostatic discharge (ESD) measures device sensitivity and immunity to damage caused by assembly line electrostatic discharges.
(2) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA (2) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

8.3 Recommended Operating Conditions

Copyright © 2017–2018, Texas Instruments Incorporated *[Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLUSCM2B&partnum=bq24079QW-Q1)*

Recommended Operating Conditions (continued)

(1) The IC operational charging life is reduced to 20,000 hours, when charging at 1.5A and 125°C. The thermal regulation feature reduces charge current if the IC's junction temperature reaches 125°C; thus without a good thermal design the maximum programmed charge current may not be reached.

(2) Use a 1% tolerance resistor for R_{ISET} to avoid issues with the R_{ISET} short test when using the maximum charge current setting.

8.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the *[Semiconductor and IC Package Thermal Metrics](http://www.ti.com/lit/pdf/spra953)* application report.

8.5 Electrical Characteristics

Over ambient temperature range ($-40^{\circ}C \le T_A \le 125^{\circ}C$) and the recommended supply voltage range (unless otherwise noted)

Electrical Characteristics (continued)

Over ambient temperature range (–40°C $\leq T_A \leq 125$ °C) and the recommended supply voltage range (unless otherwise noted)

SLUSCM2B –OCTOBER 2017–REVISED NOVEMBER 2018 **www.ti.com**

STRUMENTS

EXAS

Electrical Characteristics (continued)

Over ambient temperature range (–40°C $\leq T_A \leq 125$ °C) and the recommended supply voltage range (unless otherwise noted)

(1) These numbers set trip points of 0°C and 50°C while charging, with 3°C hysteresis on the trip points, with a Vishay Type 2 curve NTC with an R25 of 10 kΩ.

8

[Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLUSCM2B&partnum=bq24079QW-Q1) Copyright © 2017–2018, Texas Instruments Incorporated

Figure 1. Power-Up, Power-Down, Power Good Indication

Figure 3. Recharge – t_{DGL(RCH)}

Figure 4. OUT Short-Circuit – Supplement Mode

Figure 5. Battery Pack Temperature Sensing – TS Pin. Battery Temperature Increasing

8.6 Typical Characteristics

 $V_{IN} = 6 V$, EN1 = 1, EN2 = 0, $T_A = 25$ °C, unless otherwise noted.

[bq24079QW-Q1](http://www.ti.com/product/bq24079qw-q1?qgpn=bq24079qw-q1)

SLUSCM2B –OCTOBER 2017–REVISED NOVEMBER 2018 **www.ti.com**

EXAS STRUMENTS

Typical Characteristics (continued)

 $V_{IN} = 6 V$, EN1 = 1, EN2 = 0, T_A = 25°C, unless otherwise noted.

Typical Characteristics (continued)

 $V_{IN} = 6 V$, EN1 = 1, EN2 = 0, T_A = 25°C, unless otherwise noted.

9 Detailed Description

9.1 Overview

The bq24079QW-Q1 device is an integrated Li-Ion linear charger and system power path management device targeted at space-limited portable applications. The device powers the system while simultaneously and independently charging the battery. This feature reduces the number of charge and discharge cycles on the battery, allows for proper charge termination and enables the system to run with a defective or absent battery pack. It also allows instant system turn-on even with a totally discharged battery. The input power source for charging the battery and running the system can be an AC adapter or a USB port. The device features Dynamic Power Path Management (DPPM), which shares the source current between the system and battery charging, and automatically reduces the charging current if the system load increases. When charging from a USB port, the input dynamic power management (V_{IN} -DPM) circuit reduces the input current if the input voltage falls below a threshold, preventing the USB port from crashing. The power-path architecture also permits the battery to supplement the system current requirements when the adapter cannot deliver the peak system currents.

9.2 Functional Block Diagram

Copyright © 2017, Texas Instruments Incorporated

9.3 Feature Description

9.3.1 Undervoltage Lockout (UVLO)

The bq24079QW-Q1 remains in power down mode when the input voltage at the IN pin is below the undervoltage threshold (UVLO).

During the power down mode, the host commands at the control inputs (CE, EN1 and EN2) are ignored. The Q1 FET connected between IN and OUT pins is off, and the status outputs CHG and PGOOD are high impedance. The Q2 FET that connects BAT to OUT is ON. (If SYSOFF is high, Q2 is off). During power down mode, the $V_{OUT(SC2)}$ circuitry is active and monitors for overload conditions on OUT.

9.3.2 Power On

When V_{IN} exceeds the UVLO threshold, the bq24079QW-Q1 powers up. While V_{IN} is below V_{BAT} + V_{IN(DT)}, the host commands at the control inputs (\overline{CE} , EN1 and EN2) are ignored. The Q1 FET connected between IN and OUT pins is off, and the status outputs CHG and PGOOD are high impedance. The Q2 FET that connects BAT to OUT is ON. (If SYSOFF is high, Q2 is off). During this mode, the $V_{\text{OUT(SC2)}}$ circuitry is active and monitors for overload conditions on OUT.

Once V_{IN} rises above V_{BAT} + V_{IN(DT)}, PGOOD is driven low to indicate the valid power status and the CE, EN1, and EN2 inputs are read. The device enters standby mode if (EN1 = EN2 = HI) or if an input overvoltage condition occurs. In standby mode, Q1 is OFF and Q2 is ON so OUT is connected to the battery input. (If SYSOFF is high, FET Q2 is off). During this mode, the $V_{\text{OUT/SC2}}$ circuitry is active and monitors for overload conditions on OUT.

When the input voltage at IN is within the valid range: $V_{IN} > UVLO$ *AND* $V_{IN} > V_{BAT} + V_{IN(DT)}$ *AND* $V_{IN} < V_{OVP}$, and the EN1 and EN2 pins indicate that the USB suspend mode is not enabled $[(EN1, EN2) \neq (HI, HI)],$ all internal timers and other circuit blocks are activated. The device then checks for short-circuits at the ISET and ILIM pins. If no short conditions exists, the device switches on the input FET Q1 with a 100mA current limit to checks for a short circuit at OUT. When V_{OUT} is above $V_{O(SC1)}$, the FET Q1 switches to the current limit threshold set by EN1, EN2 and R_{IIJM} and the device enters into the normal operation. During normal operation, the system is powered by the input source (Q1 is regulating), and the device continuously monitors the status of CE, EN1 and EN2 as well as the input voltage conditions.

9.3.3 Overvoltage Protection (OVP)

The bq24079QW-Q1 accepts inputs up to 28 V without damage. Additionally, an overvoltage protection (OVP) circuit is implemented that shuts off the internal LDO and discontinues charging when $V_{IN} > V_{OVP}$ for a period long than t_{DGL(OVP)}. When in OVP, the system output (OUT) is connected to the battery and PGOOD is high impedance. Once the OVP condition is removed, a new power on sequence starts (See the *[Power On](#page-15-1)* section). The safety timers are reset and a new charge cycle will be indicated by the CHG output.

9.3.4 Dynamic Power-path Management

The bq24079QW-Q1 features an OUT output that powers the external load connected to the battery. This output is active whenever a source is connected to IN or BAT when SYSOFF is low. The following sections discuss the behavior of OUT with a source connected to IN to charge the battery and a battery source only.

9.3.4.1 Input Source Connected (Adapter or USB)

With a source connected, the dynamic power-path management (DPPM) circuitry of the bq24079QW-Q1 monitors the input current continuously. The OUT output for the bq24079QW-Q1 is regulated to a fixed voltage $(V_{O(REG)})$. The current into IN is shared between charging the battery and powering the system load at OUT. The bq24079QW-Q1 has internal selectable current limits of 100 mA (USB100) and 500 mA (USB500) for charging from USB ports, as well as a resistor-programmable input current limit.

The bq24079QW-Q1 is USB IF compliant for the inrush current testing. The USB spec allows up to 10 μ F to be hard started, which establishes 50 μ C as the maximum inrush charge value when exceeding 100 mA. The input current limit for the bq24079QW-Q1 prevents the input current from exceeding this limit, even with system capacitances greater than 10 μ F. Note that the input capacitance to the device must be selected small enough to prevent a violation (<10 μ F), as this current is not limited. [Figure 20](#page-17-0) demonstrates the startup of the bq24079QW-Q1 and compares it to the USB-IF specification.

Figure 20. USB-IF Inrush Current Test

The input current limit selection is controlled by the state of the EN1 and EN2 pins. When using the resistorprogrammable current limit, the input current limit is set by the value of the resistor connected from the ILIM pin to VSS, and is given by the equation:

$I_{IN\text{-}MAX} = K_{I\text{-}I\text{-}M} / R_{I\text{-}I\text{-}M}$ (1)

The input current limit is adjustable up to 1.5 A. The valid resistor range is 1.1 kΩ to 8 kΩ.

When the IN source is connected, priority is given to the system load. The DPPM and Battery Supplement modes are used to maintain the system load. These modes are explained in detail in the following sections.

9.3.4.1.1 Input DPM Mode (VIN-DPM)

The bq24079QW-Q1 uses the V_{IN} -DPM mode for operation from current-limited USB ports. When EN1 and EN2 are configured for USB100 (EN2 = 0, EN1 = 0) or USB500 (EN2 = 0, EN2 = 1) modes, the input voltage is monitored. If V_{IN} falls to V_{IN-DPM} , the input current limit is reduced to prevent the input voltage from falling further. This prevents the bq24079QW-Q1 from crashing poorly designed or incorrectly configured USB sources. [Figure 21](#page-18-0) shows the V_{IN} -DPM behavior to a current limited source. In this figure, the input source has a 400-mA current limit and the device is in USB500 mode ($EN1 = 1$, $EN2 = 0$).

Figure 21. VIN-DPM Waveform

9.3.4.1.2 DPPM Mode

When the sum of the charging and system load currents exceeds the maximum input current (programmed with EN1, EN2, and ILIM pins), the voltage at OUT decreases. Once the voltage on the OUT pin falls to V_{DPPM} , the bq24079QW-Q1 enters DPPM mode. In this mode, the charging current is reduced as the OUT current increases in order to maintain the system output. Battery termination is disabled while in DPPM mode.

9.3.4.1.3 Battery Supplement Mode

While in DPPM mode, if the charging current falls to zero and the system load current increases beyond the programmed input current limit, the voltage at OUT reduces further. When the OUT voltage drops below the V_{BSUP1} threshold, the battery supplements the system load. The battery stops supplementing the system load when the voltage at OUT rises above the V_{BSUP2} threshold.

During supplement mode, the battery supplement current is not regulated (BAT-FET is fully on). However, there is a short circuit protection circuit built in. If the voltage at OUT drops $V_{O(SC2)}$ below the BAT voltage during battery supplement mode, the OUT output is turned off if the overload exists after $t_{DGL(SC2)}$. The short circuit recovery timer then starts counting. After $t_{REC(SC2)}$, OUT turns on and attempts to restart. If the short circuit remains, OUT is turned off and the counter restarts. Battery termination is disabled while in supplement mode.

Copyright © 2017–2018, Texas Instruments Incorporated *[Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLUSCM2B&partnum=bq24079QW-Q1)*

[bq24079QW-Q1](http://www.ti.com/product/bq24079qw-q1?qgpn=bq24079qw-q1) SLUSCM2B –OCTOBER 2017–REVISED NOVEMBER 2018 **www.ti.com**

Feature Description (continued)

9.3.4.2 Input Source Not Connected

When no source is connected to the IN input, OUT is powered strictly from the battery. During this mode, the current into OUT is not regulated, similar to *Battery Supplement Mode*. However, the short circuit circuitry is active. If the OUT voltage falls below the BAT voltage by 250 mV for longer than t_{DGL(SC2}), OUT is turned off. The short circuit recovery timer then starts counting. After t_{REC(SC2)}, OUT turns on and attempts to restart. If the short circuit remains, OUT is turned off and the counter restarts. This ON/OFF cycle continues until the overload condition is removed.

9.3.5 Battery Charging

Set CE low to initiate battery charging. First, the device checks for a short-circuit on the BAT pin by sourcing $I_{BAT(SC)}$ to the battery and monitoring the voltage. When the BAT voltage exceeds $V_{BAT(SC)}$, the battery charging continues. The battery is charged in three phases: conditioning pre-charge, constant current fast charge (current regulation) and a constant voltage tapering (voltage regulation). In all charge phases, an internal control loop monitors the IC junction temperature and reduces the charge current if an internal temperature threshold is exceeded.

[Figure 22](#page-19-0) illustrates a normal Li-Ion charge cycle using the bq24079QW-Q1:

Figure 22. Typical Charge Cycle

In the pre-charge phase, the battery is charged with the pre-charge current (I_{PRECHG}). Once the battery voltage crosses the V_{LOWV} threshold, the battery is charged with the fast-charge current (I_{CHG}). As the battery voltage reaches $V_{BAT(REG)}$, the battery is held at a constant voltage of $V_{BAT(REG)}$ and the charge current tapers off as the battery approaches full charge. When the battery current reaches I_{TERM}, the CHG pin indicates *charging done* by going high-impedance.

Note that termination detection is disabled whenever the charge rate is reduced because of the actions of the thermal loop, the DPPM loop or the $V_{IN(LOW)}$ loop.

The value of the fast-charge current is set by the resistor connected from the ISET pin to VSS, and is given by the equation:

 $I_{CHG} = K_{ISET}/R_{ISET}$ (2)

The charge current limit is adjustable up to 1.5 A. The recommended valid resistor range is 590 Ω to 8.9 kΩ. Note that if I_{CHG} is programmed as greater than the input current limit, the battery will not charge at the rate of I_{CHG} , but at the slower rate of $I_{IN(MAX)}$ (minus the load current on the OUT pin, if any). In this case, the charger timers will be proportionately slowed down.

9.3.5.1 Charge Current Translator

When the charger is enabled, internal circuits generate a current proportional to the charge current at the ISET input. The current out of ISET is 1/400 (±10%) of the charge current. This current, when applied to the external charge current programming resistor, R_{ISET} , generates an analog voltage that can be monitored by an external host to calculate the current sourced from BAT.

 $V_{\text{ISET}} = I_{\text{CHARGE}} / 400 \times R_{\text{ISET}}$ (3)

Texas INSTRUMENTS

Feature Description (continued)

Figure 23. Battery Charging Flow Diagram

9.3.5.2 Battery Detection And Recharge

The bq24079QW-Q1 automatically detects if a battery is connected or removed. Once a charge cycle is complete, the battery voltage is monitored. When the battery voltage falls below V_{RCH} , the battery detection routine is run. During battery detection, current ($I_{BAT(DET)}$) is pulled from the battery for a duration t_{DET} to see if the voltage on BAT falls below V_{LOW} . If not, charging begins. If it does, then it indicates that the battery is missing or the protector is open. Next, the precharge current is applied for t_{DET} to close the protector if possible. If V_{BAT} < V_{RCH} , then the protector closed and charging is initiated. If $V_{BAT} > V_{RCH}$, then the battery is determined to be missing and the detection routine continues.

9.3.5.3 Battery Disconnect (SYSOFF Input)

The bq24079QW-Q1 features a SYSOFF input that allows the user to turn the FET Q2 off and disconnect the battery from the OUT pin. This is useful for disconnecting the system load from the battery, factory programming where the battery is not installed or for host side impedance track fuel gauging, such as bq27500, where the battery open circuit voltage level must be detected before the battery charges or discharges. The CHG output remains low when SYSOFF is high. Connect SYSOFF to VSS, to turn Q2 on for normal operation. SYSOFF is internally pulled to VBAT through $~5$ MΩ resistor.

9.3.5.4 Dynamic Charge Timers (TMR Input)

The bq24079QW-Q1 device contains internal safety timers for the pre-charge and fast-charge phases to prevent potential damage to the battery and the system. The timers begin at the start of the respective charge cycles. The timer values are programmed by connecting a resistor from TMR to VSS. The resistor value is calculated using the following equation:

 $t_{PRECHG} = K_{TMR} \times R_{TMR}$ (4) $t_{\text{MAXCHG}} = 10 \times K_{\text{TMR}} \times R_{\text{TMR}}$ (5)

Leave TMR unconnected to select the internal default timers. Disable the timers by connecting TMR to VSS.

Note that timers are suspended when the device is in thermal shutdown, and the timers are slowed proportionally to the charge current when the device enters thermal regulation.

During the fast charge phase, several events increase the timer durations.

- A. The system load current activates the DPPM loop which reduces the available charging current
- B. The input current is reduced because the input voltage has fallen to $V_{\text{IN(LOW)}}$
- C. The device has entered thermal regulation because the IC junction temperature has exceeded $T_{J(REG)}$

During each of these events, the internal timers are slowed down proportionately to the reduction in charging current. For example, if the charging current is reduced by half, the timer clock is reduced to half the frequency, and the counter counts half as fast.

If the pre charge timer expires before the battery voltage reaches V_{LOWV} , the bq24079QW-Q1 indicates a fault condition. Additionally, if the battery current does not fall to I_{TEBM} before the fast charge timer expires, a fault is indicated. The CHG output flashes at approximately 2 Hz to indicate a fault condition. The fault condition is cleared by toggling CE or the input power, entering/ exiting USB suspend mode, or an OVP event.

9.3.5.5 Status Indicators (PGOOD, CHG)

The bq24079QW-Q1 contains two open-drain outputs that signal its status. The PGOOD output signals when a valid input source is connected. PGOOD is low when $(V_{BAT} + V_{IN(DT)}) < V_{IN} < V_{OVP}$. When the input voltage is outside of this range, PGOOD is high impedance.

The charge cycle after power-up, \overline{CE} going low or exiting OVP is indicated with the CHG pin on (low - LED on), whereas all refresh (subsequent) charges will result in the CHG pin off (open - LED off). In addition, the CHG signals timer faults by flashing at approximately 2 Hz.

Table 1. PGOOD Status Indicator

Table 2. CHG Status Indicator

9.3.5.6 Thermal Regulation And Thermal Shutdown

The bq24079QW-Q1 contain a thermal regulation loop that monitors the die temperature. If the temperature exceeds $T_{J(REG)}$, the device automatically reduces the charging current to prevent the die temperature from increasing further. In some cases, the die temperature continues to rise despite the operation of the thermal loop, particularly under high VIN and heavy OUT system load conditions. Under these conditions, if the die temperature increases to T_{J(OFF)}, the input FET Q1 is turned OFF. FET Q2 is turned ON to ensure that the battery still powers the load on OUT. Once the device die temperature cools by T_{J(OFF-HYS)}, the input FET Q1 is turned on and the device returns to thermal regulation. Continuous overtemperature conditions result in a "hiccup" mode. During thermal regulation, the safety timers are slowed down proportionately to the reduction in current limit.

Note that this feature monitors the die temperature of the bq24079QW-Q1. This is not synonymous with ambient temperature. Self heating exists due to the power dissipated in the IC because of the linear nature of the battery charging algorithm and the LDO associated with OUT. A modified charge cycle with the thermal loop active is shown in [Figure 24](#page-24-0). Battery termination is disabled during thermal regulation.

[bq24079QW-Q1](http://www.ti.com/product/bq24079qw-q1?qgpn=bq24079qw-q1)

Figure 24. Charge Cycle Modified by Thermal Loop

[bq24079QW-Q1](http://www.ti.com/product/bq24079qw-q1?qgpn=bq24079qw-q1) SLUSCM2B –OCTOBER 2017–REVISED NOVEMBER 2018 **www.ti.com**

(7)

9.3.6 Battery Pack Temperature Monitoring

The bq24079QW-Q1 features an external battery pack temperature monitoring input. The TS input connects to the NTC thermistor in the battery pack to monitor battery temperature and prevent dangerous over-temperature conditions. During charging, I_{NTC} is sourced to TS and the voltage at TS is continuously monitored. If, at any time, the voltage at TS is outside of the operating range (V_{COLD} to V_{HOT}), charging is suspended. The timers maintain their values but suspend counting. When the voltage measured at TS returns to within the operation window, charging is resumed and the timers continue counting. When charging is suspended due to a battery pack temperature fault, the CHG pin remains low and continues to indicate *charging*.

For applications that do not require the TS monitoring function, connect a 10 kΩ resistor from TS to VSS to set the TS voltage at a valid level and maintain charging.

The allowed temperature range for 103AT-2 type thermistor is 0°C to 50°C. However, the user may increase the range by adding two external resistors. See [Figure 25](#page-26-1) for the circuit details. The values for Rs and Rp are calculated using the following equations:

$$
Rs = \frac{-(R_{TH} + R_{TC}) \pm \sqrt{(R_{TH} + R_{TC})^2 - 4 \left\{R_{TH} \times R_{TC} + \frac{V_H \times V_C}{(V_H - V_C) \times I_{TS}} \times (R_{TC} - R_{TH})\right\}}}{2}
$$
\n
$$
Rp = \frac{V_H \times (R_{TH} + R_S)}{I_{TS} \times (R_{TH} + R_S) - V_H}
$$
\n(6)

Where:

 R_{TH} : Thermistor Hot Trip Value found in thermistor data sheet R_{TC} : Thermistor Cold Trip Value found in thermistor data sheet V_H : IC's Hot Trip Threshold = 0.3 V nominal V_C : IC's Cold Trip Threshold = 2.1 V nominal $I_{TS}:$ IC's Output Current Bias = 75 μ A nominal NTC Thermsitor Semitec 103AT-4

Rs and Rp 1% values were chosen closest to calculated values

RHOT and RCOLD are the thermistor resistance at the desired hot and cold temperatures, respectively.

NOTE Note that the temperature window cannot be tightened more than using only the thermistor connected to TS, it can only be extended.

Copyright © 2017, Texas Instruments Incorporated

Figure 25. Extended TS Pin Thresholds

9.3.7 Half-Wave Adaptors

Some adapters implement a half rectifier topology, which causes the adapter output voltage to fall below the battery voltage during part of the cycle. To enable operation with adapters under those conditions, the bq24079QW-Q1 keeps the charger on for at least 20 msec (typical) after the input power puts the part in sleep mode. This feature enables use of external adapters using 50-Hz networks. The input must not drop below the UVLO voltage for the charger to work properly. Thus, the battery voltage should be above the UVLO to help prevent the input from dropping out. Additional input capacitance may be needed.

9.4 Device Functional Modes

9.4.1 Sleep Mode

When the input is between UVLO and $V_{IN(DT)}$, the device enters sleep mode. After entering sleep mode for >20 ms, the internal FET connection between the IN and OUT pin is disabled, and pulling the input to ground will not discharge the battery other than the leakage on the BAT pin. If one has a full 1000-mAHr battery and the leakage is 10 μA, then it would take 1000 mAHr/10 μ A = 100000 hours (11.4 years) to discharge the battery. The battery's self discharge is typically 5 times higher than this.

EXAS NSTRUMENTS

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The bq24079QW-Q1 devices power the system while simultaneously and independently charging the battery. The input power source for charging the battery and running the system can be an AC adapter or a USB port. The devices feature dynamic power-path management (DPPM), which shares the source current between the system and battery charging and automatically reduces the charging current if the system load increases. When charging from a USB port, the input dynamic power management (VIN-DPM) circuit reduces the input current limit if the input voltage falls below a threshold, preventing the USB port from crashing. The power-path architecture also permits the battery to supplement the system current requirements when the adapter cannot deliver the peak system currents. The bq24079QW-Q1 is configurable to be host controlled for selecting different input current limits based on the input source connected, or a fully stand alone device for applications that do not support multiple types of input sources.

10.2 Typical Application – bq24079QW-Q1 Charger Design Example

See [Figure 26](#page-28-0) for Schematics of the Design Example.

 V_{IN} = UVLO to V_{OVP} , $I_{FASTCHG}$ = 800 mA, $I_{IN(MAX)}$ = 1.3 A, Battery Temperature Charge Range = 0°C to 50°C, 6.25 hour Fastcharge Safety Timer

 V_{IN} = UVLO to V_{OVP} , $I_{FASTCHG}$ = 800 mA, $I_{IN(MAX)}$ = 1.3 A, I_{TERM} = 110 mA, Battery Temperature Charge Range = 0° C to 50° C, Safety Timers disabled

 V_{IN} = UVLO to V_{OVP} , I_{FASTCHG} = 800 mA, I_{INIMAX} = 1.3 A, Battery Temperature Charge Range = 0°C to 50°C, 6.25 hour Fastcharge Safety Timer

Typical Application – bq24079QW-Q1 Charger Design Example (continued)

Figure 26. Using bq24079QW-Q1 to Disconnect the Battery from the System

RUMENTS

Typical Application – bq24079QW-Q1 Charger Design Example (continued)

10.2.1 Design Requirements

- Supply voltage $= 5 V$
- Fast charge current of approximately 800 mA; ISET pin 16
- Input Current Limit =1.3 A; ILIM pin 12
- Termination Current Threshold = 110 mA
- Safety timer duration, Fast-Charge = 6.25 hours; TMR pin 14
- TS Battery Temperature Sense = 10-kΩ NTC (103AT-2)

10.2.2 Detailed Design Procedure

10.2.2.1 Calculations

10.2.2.1.1 Program the Fast Charge Current (ISET):

- $R_{ISET} = K_{ISET} / I_{CHG}$
- K_{IST} = 890 AΩ from the electrical characteristics table.

 R_{ISET} = 890 AΩ/0.8 A = 1.1125 kΩ

Select the closest standard value, which for this case is 1.13 kΩ. Connect this resistor between ISET (pin 16) and V_{SS} .

10.2.2.1.2 Program the Input Current Limit (ILIM)

 $R_{ILIM} = K_{ILIM} / I_{IMAX}$

 K_{ILIM} = 1550 AΩ from the electrical characteristics table.

 R_{ISET} = 1550 AΩ / 1.3 A = 1.192 kΩ

Select the closest standard value, which for this case is 1.18 kΩ. Connect this resistor between ILIM (pin 12) and V_{SS} .

10.2.2.1.3 Program 6.25-hour Fast-Charge Safety Timer (TMR)

 $R_{TMR} = t_{MAXCHG} / (10 \times K_{TMR})$

 K_{TMR} = 48 s/kΩ from the electrical characteristics table.

 R_{TMR} = (6.25 hr × 3600 s/hr) / (10 × 48 s/kΩ) = 46.8 kΩ

Select the closest standard value, which for this case is 46.4 kΩ. Connect this resistor between TMR (pin 2) and V_{SS}.

10.2.2.2 TS Function

Use a 10-kΩ NTC thermistor in the battery pack (103AT-2). For applications that do not require the TS monitoring function, connect a 10-kΩ resistor from TS to VSS to set the TS voltage at a valid level and maintain charging.

[Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLUSCM2B&partnum=bq24079QW-Q1) Copyright © 2017–2018, Texas Instruments Incorporated

Typical Application – bq24079QW-Q1 Charger Design Example (continued)

10.2.2.3 CHG and PGOOD

LED Status: connect a 1.5-kΩ resistor in series with a LED between OUT and CHG to indicate charging status. Connect a 1.5-kΩ resistor in series with a LED between OUT and PGOOD to indicate when a valid input source is connected.

Processor Monitoring Status: connect a pullup resistor (on the order of 100 kΩ) between the processor's power rail and CHG and PGOOD

10.2.2.4 System ON/OFF (SYSOFF)

Connect SYSOFF high to disconnect the battery from the system load. Connect SYSOFF low for normal operation

10.2.2.5 Selecting In, Out And Bat Pin Capacitors

In most applications, all that is needed is a high-frequency decoupling capacitor (ceramic) on the power pin, input, output and battery pins. Using the values shown on the application diagram, is recommended. After evaluation of these voltage signals with real system operational conditions, one can determine if capacitance values can be adjusted toward the minimum recommended values (DC load application) or higher values for fast high amplitude pulsed load applications. Note if designed high input voltage sources (bad adaptors or wrong adaptors), the capacitor needs to be rated appropriately. Ceramic capacitors are tested to 2x their rated values so a 16-V capacitor may be adequate for a 30-V transient (verify tested rating with capacitor manufacturer).

EXAS STRUMENTS

Typical Application – bq24079QW-Q1 Charger Design Example (continued)

10.2.3 Application Curves

 $V_{IN} = 6 V$, EN1 = 1, EN2 = 0, T_A = 25°C, unless otherwise noted.

Typical Application – bq24079QW-Q1 Charger Design Example (continued)

 $V_{IN} = 6 V$, EN1 = 1, EN2 = 0, T_A = 25°C, unless otherwise noted.

11 Power Supply Recommendations

Some adapters implement a half rectifier topology, which causes the adapter output voltage to fall below the battery voltage during part of the cycle. To enable operation with adapters under those conditions, the bq24079QW-Q1 keeps the charger on for at least 20 msec (typical) after the input power puts the part in sleep mode. This feature enables use of external adapters using 50-Hz networks. The input must not drop below the UVLO voltage for the charger to work properly. Thus, the battery voltage should be above the UVLO to help prevent the input from dropping out. Additional input capacitance may be needed.

12 Layout

12.1 Layout Guidelines

- To obtain optimal performance, the decoupling capacitor from IN to GND (thermal pad) and the output filter capacitors from OUT to GND (thermal pad) should be placed as close as possible to the bq24079QW-Q1, with short trace runs to both IN, OUT and GND (thermal pad).
- All low-current GND connections should be kept separate from the high-current charge or discharge paths from the battery. Use a single-point ground technique incorporating both the small signal ground path and the power ground path.
- The high current charge paths into IN pin and from the OUT pin must be sized appropriately for the maximum charge current in order to avoid voltage drops in these traces
- The bq24079QW-Q1 is packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the IC and the printed circuit board (PCB); this thermal pad is also the main ground connection for the device. Connect the thermal pad to the PCB ground connection. Full PCB design guidelines for this package are provided in the application note entitled: QFN/SON PCB Attachment Application Note ([SLUA271\)](http://www.ti.com/lit/pdf/SLUA271).

12.2 Layout Example

12.3 Thermal Package

The bq24079QW-Q1 is packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the IC and the printed circuit board (PCB). The power pad should be directly connected to the V_{SS} pin. Full PCB design guidelines for this package are provided in the application note entitled: QFN/SON PCB Attachment Application Note [\(SLUA271](http://www.ti.com/lit/pdf/SLUA271)). The most common measure of package thermal performance is thermal impedance (θ_{JA}) measured (or modeled) from the chip junction to the air surrounding the package surface (ambient). The mathematical expression for θ_{JA} is:

 $\theta_{JA} = (T_J - T) / P$

Where:

 $T_{\rm J}$ = chip junction temperature

 $T =$ ambient temperature

 $P =$ device power dissipation

Factors that can influence the measurement and calculation of θ_{JA} include:

- 1. Whether or not the device is board mounted
- 2. Trace size, composition, thickness, and geometry
- 3. Orientation of the device (horizontal or vertical)
- 4. Volume of the ambient air surrounding the device under test and airflow
- 5. Whether other surfaces are in close proximity to the device being tested

Due to the charge profile of Li-Ion batteries the maximum power dissipation is typically seen at the beginning of the charge cycle when the battery voltage is at its lowest. Typically after fast charge begins the pack voltage increases to ≉3.4 V within the first 2 minutes. The thermal time constant of the assembly typically takes a few minutes to heat up so when doing maximum power dissipation calculations, 3.4 V is a good minimum voltage to use. This is verified, with the system and a fully discharged battery, by plotting temperature on the bottom of the PCB under the IC (pad should have multiple vias), the charge current and the battery voltage as a function of time. The fast charge current will start to taper off if the part goes into thermal regulation.

The device power dissipation, P, is a function of the charge rate and the voltage drop across the internal PowerFET. It can be calculated from the following equation when a battery pack is being charged :

$$
P = [V_{(IN)} - V_{(OUT)}] \times I_{(OUT)} + [V_{(OUT)} - V_{(BAT)}] \times I_{(BAT)}
$$
\n
$$
(7)
$$

The thermal loop feature reduces the charge current to limit excessive IC junction temperature. It is recommended that the design not run in thermal regulation for typical operating conditions (nominal input voltage and nominal ambient temperatures) and use the feature for non typical situations such as hot environments or higher than normal input source voltage. With that said, the IC will still perform as described, if the thermal loop is always active.

FXAS NSTRUMENTS

13 Device and Documentation Support

13.1 Device Support

13.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

13.2 Documentation Support

13.2.1 Related Documentation

For related documentation see the following:

• QFN/SON PCB Attachment Application Note ([SLUA271\)](http://www.ti.com/lit/pdf/SLUA271)

13.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates — go to the product folder for your device on ti.com. In the upper right-hand corner, click the *Alert me* button to register and receive a weekly digest of product information that has changed (if any). For change details, check the revision history of any revised document.

13.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of](http://www.ti.com/corp/docs/legal/termsofuse.shtml) [Use.](http://www.ti.com/corp/docs/legal/termsofuse.shtml)

[TI E2E™ Online Community](http://e2e.ti.com) *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

[Design Support](http://support.ti.com/) *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.6 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.7 Glossary

[SLYZ022](http://www.ti.com/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

www.ti.com 28-May-2021

PACKAGE MATERIALS INFORMATION

TEXAS NSTRUMENTS

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

PACKAGE MATERIALS INFORMATION

www.ti.com 28-May-2021

*All dimensions are nominal

GENERIC PACKAGE VIEW

VQFN - 1 mm max height
PLASTIC QUAD FLATPACK - NO LEAD

Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

PACKAGE OUTLINE

RGT0016J VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

RGT0016J VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RGT0016J VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale [\(https:www.ti.com/legal/termsofsale.html\)](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated