







MSP430G2533, MSP430G2433, MSP430G2333, MSP430G2233 MSP430G2403, MSP430G2303, MSP430G2203

2.2

SLAS734G - APRIL 2011 - REVISED APRIL 2016

MSP430G2x33, MSP430G2x03 Mixed-Signal Microcontrollers

Device Overview 1

INSTRUMENTS

Features 1.1

Texas

- Low Supply-Voltage Range: 1.8 V to 3.6 V
- Ultra-Low Power Consumption
 - Active Mode: 230 µA at 1 MHz. 2.2 V
 - Standby Mode: 0.5 µA
 - Off Mode (RAM Retention): 0.1 µA
- Five Power-Saving Modes
- Ultra-Fast Wake up From Standby Mode in Less Than 1 µs
- 16-Bit RISC Architecture, 62.5-ns Instruction Cycle Time
- **Basic Clock Module Configurations**
 - Internal Frequencies up to 16 MHz With Four **Calibrated Frequencies**
 - Internal Very-Low-Power Low-Frequency (LF) Oscillator
 - 32-kHz Crvstal
 - External Digital Clock Source
- Two 16-Bit Timer A With Three Capture/Compare Registers
- Up to 24 Capacitive-Touch Enabled I/O Pins

- Universal Serial Communication Interface (USCI) - Enhanced UART Supports Automatic Baud-Rate Detection (LIN)
 - IrDA Encoder and Decoder
 - Synchronous SPI
 - l²C
- 10-Bit 200-ksps Analog-to-Digital Converter (ADC) With Internal Reference, Sample-and-Hold, and Autoscan (See Table 3-1)
- Brownout Detector
- Serial Onboard Programming, No External Programming Voltage Needed, Programmable Code Protection by Security Fuse
- On-Chip Emulation Logic With Spy-Bi-Wire Interface
- Section 3 Summarizes Available Family Members
- Package Options
 - TSSOP: 20 Pin, 28 Pin
 - PDIP: 20 Pin

Capacitive Touch

- QFN: 32 Pin
- For Complete Module Descriptions, See the MSP430x2xx Family User's Guide (SLAU144)

1.2 **Applications**

- Power Management
- Sensor Interface

1.3 Description

The TI MSP family of ultra-low-power microcontrollers consists of several devices that feature different sets of peripherals targeted for various applications. The architecture, combined with five low-power modes, is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows the device to wake up from lowpower modes to active mode in less than 1 µs.

The MSP430G2x03 and MSP430G2x33 devices are ultra-low-power mixed-signal microcontrollers with built-in 16-bit timers, up to 24 I/O capacitive-touch enabled pins, and built-in communication capability using the USCI. In addition, the MSP430G2x33 family members have a 10-bit ADC. See Section 3 for configuration details.

Typical applications include low-cost sensor systems that capture analog signals, convert them to digital values, and then process the data for display or for transmission to a host system.

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Device information (*)								
PART NUMBER	BODY SIZE ⁽²⁾							
MSP430G2533IRHB	VQFN (32)	5 mm × 5 mm						
MSP430G2533IPW	TSSOP (28)	9.7 mm × 4.4 mm						
	TSSOP (20)	6.5 mm × 4.4 mm						
MSP430G2533IN	PDIP (20)	24.33 mm × 6.35 mm						


Device Information⁽¹⁾

(1) For the most current part, package, and ordering information, see the *Package Option Addendum* in Section 8, or see the TI website at www.ti.com.

(2) The sizes shown here are approximations. For the package dimensions with tolerances, see the *Mechanical Data* in Section 8.

1.4 Functional Block Diagrams

Figure 1-1 shows the functional block diagram of the MSP430G2x33 MCUs.



NOTE: Port P3 is available on 28-pin and 32-pin devices only.

2

Device Overview

Figure 1-1. Functional Block Diagram, MSP430G2x33




Figure 1-2 shows the functional block diagram of the MSP430G2x03 MCUs.

NOTE: Port P3 is available on 28-pin and 32-pin devices only.

Figure 1-2. Functional Block Diagram, MSP430G2x03

Table of Contents

1	Devic	e Overview	1
	1.1	Features	1
	1.2	Applications	<u>1</u>
	1.3	Description	1
	1.4	Functional Block Diagrams	1 2
2	Revis	sion History	<u>5</u>
3	Devic	e Comparison	<u>6</u>
	3.1	Related Products	<u>7</u>
4	Term	inal Configuration and Functions	8
	4.1	Pin Diagrams	8
	4.2	Signal Descriptions	<u>10</u>
5	Spec	ifications	<u>13</u>
	5.1	Absolute Maximum Ratings	<u>13</u>
	5.2	ESD Ratings	<u>13</u>
	5.3	Recommended Operating Conditions	<u>13</u>
	5.4	Active Mode Supply Current Into V _{CC} Excluding	
		External Current	<u>14</u>
	5.5	Typical Characteristics, Active Mode Supply Current (Into $V_{CC})$	15
	5.6	Low-Power Mode Supply Currents (Into V_{CC})	
	0.0	Excluding External Current.	16
	5.7	Typical Characteristics, Low-Power Mode Supply	_
		Currents	<u>17</u>
	5.8	Thermal Resistance Characteristics	<u>18</u>
	5.9	Schmitt-Trigger Inputs, Ports Px	<u>19</u>
	5.10	Leakage Current, Ports Px	<u>19</u>
	5.11	Outputs, Ports Px	<u>19</u>
	5.12	Output Frequency, Ports Px	<u>19</u>
	5.13	Typical Characteristics – Outputs	<u>20</u>
	5.14	Pin-Oscillator Frequency – Ports Px	<u>21</u>
	5.15	Typical Characteristics – Pin-Oscillator Frequency .	<u>21</u>
	5.16	POR, BOR	<u>22</u>
	5.17	Main DCO Characteristics	<u>24</u>
	5.18	DCO Frequency	<u>24</u>
	5.19	Calibrated DCO Frequencies, Tolerance	<u>25</u>
	5.20	Wake-up Times From Lower-Power Modes (LPM3,	00
	5.21	LPM4) Typical Characteristics, DCO Clock Wake-up Time	<u>26</u>
	5.21	From LPM3 or LPM4	26
	5.22	Crystal Oscillator, XT1, Low-Frequency Mode	27
	5.23	Internal Very-Low-Power Low-Frequency Oscillator	<u> </u>
		(VLO)	<u>27</u>
	5.24	Timer_A	<u>27</u>

	5.25	USCI (UART Mode)	<u>28</u>
	5.26	USCI (SPI Master Mode)	<u>28</u>
	5.27	USCI (SPI Slave Mode)	<u>29</u>
	5.28	USCI (I ² C Mode)	<u>30</u>
	5.29	10-Bit ADC, Power Supply and Input Range	
		Conditions (MSP430G2x33 Only)	<u>31</u>
	5.30	10-Bit ADC, Built-In Voltage Reference (MSP430G2x33 Only)	32
	5.31	10-Bit ADC, External Reference (MSP430G2x33	52
	0.01	Only)	33
	5.32	10-Bit ADC, Timing Parameters (MSP430G2x33	
		Only)	<u>33</u>
	5.33	10-Bit ADC, Linearity Parameters (MSP430G2x33 Only)	33
	5.34	10-Bit ADC, Temperature Sensor and Built-In V _{MID}	<u>33</u>
	0.01	(MSP430G2x33 Only)	34
	5.35	Flash Memory	34
	5.36	RAM	<u>35</u>
	5.37	JTAG and Spy-Bi-Wire Interface	<u>35</u>
	5.38	JTAG Fuse	<u>35</u>
6	Deta	iled Description	<u>36</u>
	6.1	CPU	<u>36</u>
	6.2	Instruction Set	<u>37</u>
	6.3	Operating Modes	<u>38</u>
	6.4	Interrupt Vector Addresses	<u>39</u>
	6.5	Special Function Registers (SFRs)	<u>40</u>
	6.6	Memory Organization	<u>41</u>
	6.7	Bootloader (BSL)	<u>41</u>
	6.8	Flash Memory	<u>42</u>
	6.9	Peripherals	<u>42</u>
	6.10	I/O Port Diagrams	<u>48</u>
7	Devi	ce and Documentation Support	<u>64</u>
	7.1	Getting Started and Next Steps	<u>64</u>
	7.2	Device Nomenclature	<u>64</u>
	7.3	Tools and Software	<u>66</u>
	7.4	Documentation Support	<u>68</u>
	7.5	Related Links	<u>70</u>
	7.6	Community Resources	<u>71</u>
	7.7	Trademarks	<u>71</u>
	7.8	Electrostatic Discharge Caution	<u>71</u>
	7.9	Glossary	<u>71</u>
8		nanical, Packaging, and Orderable mation	72



2 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Chang	ges from May 2, 2013 to April 27, 2016 Pa	ge
•	Document format and organization changes throughout, including addition of section numbering	1
•	Added Device Information table	
•	Added Section 3.1, Related Products	_
•	Moved Section 5, Specifications	
•	Added Section 5.2, ESD Ratings	
•	Added Section 5.8, Thermal Resistance Characteristics	18
•	Throughout document, changed all instances of "bootstrap loader" to "bootloader"	39
•	Changed all instances of "INCHx = 0x1010" to "INCHx = 1010b" in Table 6-11, Labels Used by the ADC	
•	Calibration Tags Moved and renamed Section 6.10, I/O Port Diagrams	43
	Added notes to UCPOSTE and UCAOCI K in Table 6 19	40 50
•	Added notes to UCB0STE and UCA0CLK in Table 6-18 Added notes to UCB0CLK and UCA0STE in Table 6-19	
•	Added "and PW28" to title of Section 6.10.8	
•	Added "and PW28" to title of Table 6-23	
•	Added Section 7, Device and Documentation Support.	
•	Added Section 8, Mechanical, Packaging, and Orderable Information	

3 **Device Comparison**

Table 3-1 compares the available family members.

Table 3-1	. Device	Comparisor	(1)(2)
-----------	----------	------------	--------

DEVICE	BSL	EEM	FLASH (KB)	RAM (B)	Timer_A	ADC10 CHANNELS	USCI_A0, USCI_B0	CLOCK	I/O	PACKAGE	
									24	32-QFN	
MSP430G2533	1	1	16	512	2x TA3	8	1	LF, DCO,	24	28-TSSOP	
WISP430G2533	I	I	10	512	2X 1A3	o	I	VLO	16	20-TSSOP	
									16	20-PDIP	
									24	32-QFN	
MSP430G2433	1	1	8	512	2x TA3	8	1	LF, DCO,	24	28-TSSOP	
W3F430G2433	1	I	0	512	23 1 43	0	1	VLO	16	20-TSSOP	
									16	20-PDIP	
									24	32-QFN	
MSP430G2333	1	1	4	256	2x TA3	8	1	LF, DCO,	24	28-TSSOP	
1013F430G2333		I	4	200	23 1 43	0	1	VLO	16	20-TSSOP	
									16	20-PDIP	
									24	32-QFN	
MSP430G2233	1	1	2	256	2x TA3	8	1	LF, DCO,	24	28-TSSOP	
W3F430G2233	1	I	2	200	ZX TAS 0 1 VLC	0 1	VLO	16	20-TSSOP		
									16	20-PDIP	
									24	32-QFN	
MSP430G2403	1	1	8	512	2x TA3			4	LF, DCO,	24	28-TSSOP
WISF430G2403		I	0	512	23 1 43	—	1	VLO	16	20-TSSOP	
									16	20-PDIP	
									24	32-QFN	
MSP430G2303	1	4	4	256	2x TA3		4	LF, DCO,	24	28-TSSOP	
WISP430G2303	I	1	4	200	2X 1A3	—	1	VLO	16	20-TSSOP	
									16	20-PDIP	
									24	32-QFN	
MSP430G2203	1	1	2	256	2x TA3			LF, DCO,	24	28-TSSOP	
1013143062203		I	2	200	2X 1A3	_	1	VLO	16	20-TSSOP	
									16	20-PDIP	

(1) For the most current device, package, and ordering information, see the Package Option Addendum in Section 8, or see the TI website at www.ti.com.

Package drawings, thermal data, and symbolization are available at www.ti.com/packaging. (2)

6



3.1 Related Products


For information about other devices in this family of products or related products, see the following links.

- Products for MSP 16-Bit and 32-Bit MCUs Low-power mixed-signal processors with smart analog and digital peripherals for a wide range of industrial and consumer applications.
- Products for Ultra-low Power MCUs MSP Ultra-Low-Power microcontrollers (MCUs) from Texas Instruments (TI) offer the lowest power consumption and the perfect mix of integrated peripherals for a wide range of low-power and portable applications.
- Products for MSP430G2x/i2x Low-Cost Industrial MCUs MSP430G2x microcontrollers (MCUs) from the MSP ultra-low-power MCU series, offers the low power and performance of 16-bit MSP microcontrollers with a feature set targeted at cost sensitive applications.
- Companion Products for MSP430G2533 Review products that are frequently purchased or used in conjunction with this product.
- Reference Designs for MSP430G2533 TI Designs Reference Design Library is a robust reference design library that spans analog, embedded processor, and connectivity. Created by TI experts to help you jump start your system design, all TI Designs include schematic or block diagrams, BOMs, and design files to speed your time to market. Search and download designs at ti.com/tidesigns.

4 Terminal Configuration and Functions

4.1 Pin Diagrams

Figure 4-1 shows the pinout for the MSP430G2x03 and MSP430G2x33 devices in the 20-pin N or PW package.



NOTE: ADC10 is available on MSP430G2x33 devices only.

NOTE: The pulldown resistors of port P3 should be enabled by setting P3REN.x = 1.

Figure 4-1. 20-Pin N or PW Package (Top View), MSP430G2x03 and MSP430G2x33

Figure 4-2 shows the pinout for the MSP430G2x03 and MSP430G2x33 devices in the 28-pin PW package.

DVCC [] P1.0/TAOCLK/ACLK/AO [] P1.1/TAO.0/UCAORXD/UCAOSOMI/A1 [] P1.2/TAO.1/UCAOTXD/UCAOSIMO/A2 [] P1.3/ADC10CLK/VREF-/VEREF-/A3 [] P1.4/SMCLK/UCB0STE/UCA0CLK/VREF+/VEREF+/A4/TCK [] P1.5/TAO.0/UCB0CLK/UCA0STE/A5/TMS [] P3.1/TA1.0 [] P3.0/TAO.2 [] P2.0/TA1.0 [] P2.2/TA1.1 [] P3.2/TA1.1 [] P3.3/TA1.2 []	2 27 3 26 4 25 5 24 6 23 7 PW28 22 8 (TOP VIEW) 21 9 20 10 19 11 18 12 17 13 16	 DVSS XIN/P2.6/TA0.1 XOUT/P2.7 TEST/SBWTCK RST/NMI/SBWTDIO P1.7/UCB0SIMO/UCB0SDA/A7/TDO/TDI P1.6/TA0.1/UCB0SOMI/UCB0SCL/A6/TDI/TCLK P3.7/TA1CLK P3.6/TA0.2 P3.5/TA0.1 P2.5/TA1.2 P2.4/TA1.2 P2.3/TA1.0 P3.4/TA0.0
--	---	---

NOTE: ADC10 is available on MSP430G2x33 devices only.

Terminal Configuration and Functions

Figure 4-2. 28-Pin PW Package (Top View), MSP430G2x03 and MSP430G2x33

8

Figure 4-3 shows the pinout for the MSP430G2x03 and MSP430G2x33 devices in the 32-pin RHB package.




Figure 4-3. 32-Pin RHB Package (Top View), MSP430G2x03 and MSP430G2x33

Terminal Configuration and Functions

9

4.2 Signal Descriptions

Table 4-1 describes the signals.

Table 4-1	Terminal	Functions
-----------	----------	-----------

TERMINAL							
	NO.			I/O	DESCRIPTION		
NAME	PW20, N20	PW28	RHB32	.,0			
P1.0/					General-purpose digital I/O pin		
TA0CLK/	2	2	31	I/O	Timer0_A, clock signal TACLK input		
ACLK/	2	2	31	1/0	ACLK signal output		
A0					ADC10 analog input A0 ⁽¹⁾		
P1.1/					General-purpose digital I/O pin		
TA0.0/					Timer0_A, capture: CCI0A input, compare: Out0 output / BSL transmit		
UCA0RXD/	3	3	1	I/O	USCI_A0 receive data input in UART mode		
UCA0SOMI/					USCI_A0 slave data out/master in SPI mode		
A1					ADC10 analog input A1 ⁽¹⁾		
P1.2/				General-purpose digital I/O pin			
TA0.1/					Timer0_A, capture: CCI1A input, compare: Out1 output		
UCA0TXD/	4	4	2	I/O	USCI_A0 transmit data output in UART mode		
UCA0SIMO/					USCI_A0 slave data in/master out in SPI mode		
A2					ADC10 analog input A2 ⁽¹⁾		
P1.3/				General-purpose digital I/O pin			
ADC10CLK/					ADC10, conversion clock output ⁽¹⁾		
A3/	5	5	3	I/O	ADC10 analog input A3 ⁽¹⁾		
VREF-/VEREF-					ADC10 negative reference voltage ⁽¹⁾		
P1.4/					General-purpose digital I/O pin		
SMCLK/					SMCLK signal output		
UCB0STE/					USCI_B0 slave transmit enable		
UCA0CLK/	6	6	4	I/O	USCI_A0 clock input/output		
A4/	_	_			ADC10 analog input $A4^{(1)}$		
VREF+/VEREF+					ADC10 positive reference voltage ⁽¹⁾		
тск					JTAG test clock, input terminal for device programming and test		
P1.5/					General-purpose digital I/O pin		
TA0.0/					Timer0_A, compare: Out0 output / BSL receive		
UCB0CLK/					USCI_B0 clock input/output		
UCA0STE/	7	7	5	I/O	USCI_A0 slave transmit enable		
A5/					ADC10 analog input $A5^{(1)}$		
TMS					JTAG test mode select, input terminal for device programming and test		
P1.6/					General-purpose digital I/O pin		
TA0.1/			Timer0_A, compare: Out1 output				
A6/					ADC10 analog input $A6^{(1)}$		
UCB0SOMI/	14	22	21	I/O	USCI_B0 slave out/master in SPI mode,		
UCB0SCL/					USCI_B0 SCL I ² C clock in I ² C mode		
TDI/TCLK					JTAG test data input or test clock input during programming and test		
					or not test data input or test clock input during programming and test		

10 Terminal Configuration and Functions

Copyright © 2011–2016, Texas Instruments Incorporated



MSP430G2533, MSP430G2433, MSP430G2333, MSP430G2233 MSP430G2403, MSP430G2303, MSP430G2203 SLAS734G - APRIL 2011 - REVISED APRIL 2016

www.ti.com

NAMENO.VO.PW20, PW20, PW20, PW20, PW20, PW20, PW20, PP1.7'PW20, PW20, PW20, PP1.7'PW20, PW20, PP1.7'PW20, PP1.7'PW20, PP1.7'PW20, PP2.0'PP2.0' <th colspan="5">TERMINAL</th> <th colspan="3"></th>	TERMINAL							
NAME PW20, NO. PW28 PH162 PM162 P1.7, A7/ A7			NO.		10	DECODIDEION		
A7/ UCB0SIMO/ UCB0SDA/15232222 V_{D} ADC10 analog input A7(1) USCL B0 SDA F(2) analog input A7(1) 	NAME		PW28 RHB32		1/0	DESCRIPTION		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	P1.7/					General-purpose digital I/O pin		
$\begin{array}{c c c c c c c } \label{eq:constraints} \begin{array}{c c c c c c } \label{eq:constraints} \label{eq:constraints} \label{eq:constraints} \\ \begin{tabular}{ c c c c c c c } \label{eq:constraints} eq:constraint$	A7/					ADC10 analog input A7 ⁽¹⁾		
UCE0SDA/ TDO/TDIImage: Constraint of the constraint of	UCB0SIMO/	15	23	22	1/0	USCI_B0 slave in/master out in SPI mode		
$ \begin{array}{c c c c c c c } \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	UCB0SDA/	10	20	22	1/0	USCI_B0 SDA I ² C data in I ² C mode		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	TDO/TDI							
$\begin{array}{c c c c c c c } \hline \mbox{Timer}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	P2.0/	0	10	0	1/0	General-purpose digital I/O pin		
TA1.1911101/01/0Timer1_A, capture: CC11A input, compare: Out1 outputP2.2/ TA1.11012111/0General-purpose digital I/O pin Timer1_A, capture: CC11B input, compare: Out1 outputP2.3/ TA1.01116151/0General-purpose digital I/O pin Timer1_A, capture: CC10B input, compare: Out1 outputP2.4/ TA1.21217161/0General-purpose digital I/O pin Timer1_A, capture: CC12B input, compare: Out2 outputP2.4/ TA1.21318171/0General-purpose digital I/O pin Timer1_A, capture: CC12B input, compare: Out2 outputTA1.21318171/0General-purpose digital I/O pin Timer1_A, capture: CC12B input, compare: Out2 outputXINV P2.6/1927261/0General-purpose digital I/O pin Timer1_A, capture: CC12B input, compare: Out2 outputXOUT/ P2.71826251/0Output terminal of crystal osciliator General-purpose digital I/O pin Timer1_A, compare: Out1 outputXOUT/ P3.0/.971/0General-purpose digital I/O pin Timer1_A, compare: Out1 outputP3.1/ P3.1/861/0General-purpose digital I/O pin Timer1_A, compare: Out1 outputP3.3/ P3.3/131/21/0General-purpose digital I/O pin Timer1_A, compare: Out1 outputP3.4/ P3.5/141/0General-purpose digital I/O Timer1_A, compare: Out1 outputP3.6/ P3.7/<	TA1.0	8	10	9	1/0	Timer1_A, capture: CCI0A input, compare: Out0 output		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	P2.1/	0	11	10	1/0	General-purpose digital I/O pin		
TA1.1101211 l/O Timer1_A, capture: CC11B input, compare: Out1 outputP2.3/ TA1.0111615 l/O General-purpose digital I/O pin Timer1_A, capture: CC10B input, compare: Out0 outputP2.4/ TA1.2121716 l/O General-purpose digital I/O pin Timer1_A, capture: CC12B input, compare: Out2 outputP2.5/ TA1.2131817 l/O General-purpose digital I/O pin Timer1_A, capture: CC12B input, compare: Out2 outputP2.6/192726IInput terminal of crystal oscillatorP2.6/192726 l/O General-purpose digital I/O pin Timer0_A, capture: CC12B input, compare: Out2 outputXOUT/ P2.7182625 l/O Output terminal of crystal oscillatorYOGeneral-purpose digital I/O pin Timer0_A, capture: CC12A input, compare: Out2 outputTimer0_A General-purpose digital I/O pinTA1.0-97 l/O General-purpose digital I/O pin Timer1_A, capture: CC12A input, compare: Out2 outputP3.1/ TA1.0-86 l/O General-purpose digital I/O pin Timer1_A, compare: Out1 outputP3.4/ TA1.1-1312 l/O General-purpose digital I/O pin Timer1_A, compare: Out1 outputP3.4/ TA1.2-1413 l/O General-purpose digital I/O Timer1_A, compare: Out1 outputP3.4/ TA0.0-1514 l/O General-purpose digital I/O Timer0_A, compare: Out1 outputP3.6/ TA0.1	TA1.1	9	11	10	1/0	Timer1_A, capture: CCI1A input, compare: Out1 output		
$\begin{array}{c c c c c c c } \hline Tai.1 & \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	P2.2/	10	10		1/0	General-purpose digital I/O pin		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	TA1.1	10	12	11	1/0	Timer1_A, capture: CCI1B input, compare: Out1 output		
$\begin{array}{c c c c c c } \hline TA1.0 & \hline Tmarf_A, capture: CCl0B input, compare: Out0 output \\ \hline P2.4/ \\ TA1.2 & 1^2 & 1^2 & 1^3 & 1^8 & 1^7 & 1^6 & 1^0 \\ \hline F & F & F & F & F & F & F & F & F & F$	P2.3/		10	15	1/0	General-purpose digital I/O pin		
TA1.2121716 I/O Timer1_A, capture: CCI2A input, compare: Out2 outputP2.5/ TA1.2131817 I/O General-purpose digital I/O pin Timer1_A, capture: CCI2B input, compare: Out2 outputXIN/ P2.6/192726 I/O General-purpose digital I/O pin Timer0_A, capture: CCI2B input, compare: Out2 outputXIN/ P2.6/192726 I/O General-purpose digital I/O pin Timer0_A, capture: CCI2A inputXOUT/ P2.7182625 I/O Output terminal of crystal oscillator97 I/O General-purpose digital I/O pin Timer0_A, capture: CCI2A input, compare: Out2 output7A1.0-97 I/O 97 I/O General-purpose digital I/O pin Timer1_A, capture: CCI2A input, compare: Out2 output93.1/ TA1.2-1312 I/O 93.3/ TA1.2-1312 I/O 7A1.2-1413 I/O 93.3/ TA1.2-1413 I/O 7A0.0-1918 I/O 7A0.1-1918 I/O 7A0.2-1910General-purpose digital I/O7A1.2-1413 I/O 7A1.2-1413 I/O 7A1.2-1914 IO 7A1.2-19 IO 7A1.2-19 IO 7A1.2-19 IO 7A1.2 </td <td>TA1.0</td> <td>11</td> <td>16</td> <td>15</td> <td>1/0</td> <td>Timer1_A, capture: CCI0B input, compare: Out0 output</td>	TA1.0	11	16	15	1/0	Timer1_A, capture: CCI0B input, compare: Out0 output		
TA1.2Image: constraint of the second se	P2.4/	10	47	10	1/0	General-purpose digital I/O pin		
TA1.21318171/0Timer1_A. capture: CC12B input, compare: Out2 outputXIN/ P2.6/1927261/0General-purpose digital 1/0 pin Timer0_A, compare: Out1 outputXOUT/ P2.71826251/0General-purpose digital 1/0 pin Timer0_A, compare: Out1 outputXOUT/ P2.71826251/0General-purpose digital 1/0 pin Timer0_A, capture: CC12A input, compare: Out2 output73.0/ P3.0/-971/0General-purpose digital 1/0 pin Timer1_A, compare: Out0 output73.1/ TA1.0-861/0General-purpose digital 1/0 pin Timer1_A, compare: Out0 output73.1/ TA1.1-13121/0General-purpose digital 1/0 pin Timer1_A, compare: Out1 output73.3/ TA1.2-1413100General-purpose digital 1/0 pin Timer1_A, compare: Out1 output73.5/ TA1.2-19181/0General-purpose digital 1/0 Timer1_A, compare: Out1 output73.5/ TA0.1-19181/0General-purpose digital 1/0 Timer0_A, compare: Out1 output73.6/ TA0.2-20191/0General-purpose digital 1/0 Timer0_A, compare: Out1 output73.6/ TA0.2-20191/0General-purpose digital 1/0 Timer0_A, compare: Out1 output73.7/ TA0.2-20191/0General-purpose digital 1/0 Timer0_A, compare: Out1 output73.7/ TA0.2-21201/0General-pu	TA1.2	12	17	16	I/O	Timer1_A, capture: CCI2A input, compare: Out2 output		
TA1.2Image and the second	P2.5/	10	10			General-purpose digital I/O pin		
$\begin{array}{c c c c c c c } \hline P2.6/ & 19 & 27 & 26 & 1/0 & General-purpose digital I/O pin \\ \hline TA0.1 & TimerO_A, compare: Out1 output \\ \hline XOUT/ & 18 & 26 & 25 & 1/0 & Output terminal of crystal oscillator(3) \\ \hline P2.7 & 18 & 26 & 25 & 1/0 & General-purpose digital I/O pin \\ \hline P3.0/ & P. & P & P & P & P & P & General-purpose digital I/O pin \\ \hline TA0.2 & P & P & P & P & P & General-purpose digital I/O pin \\ \hline TA0.2 & P & P & P & P & P & General-purpose digital I/O pin \\ \hline TA0.2 & P & P & P & P & General-purpose digital I/O pin \\ \hline TA1.0 & P & P & P & P & General-purpose digital I/O pin \\ \hline TA1.1 & P & P & P & P & P & General-purpose digital I/O pin \\ \hline TA1.1 & P & P & P & P & P & General-purpose digital I/O pin \\ \hline TA1.1 & P & P & P & P & P & General-purpose digital I/O pin \\ \hline TA1.1 & P & P & P & P & P & General-purpose digital I/O pin \\ \hline TA1.2 & P & P & P & P & General-purpose digital I/O \\ \hline TA1.2 & P & P & P & P & General-purpose digital I/O \\ \hline TA1.2 & P & P & P & P & General-purpose digital I/O \\ \hline TA1.2 & P & P & P & P & General-purpose digital I/O \\ \hline TA1.2 & P & P & P & P & General-purpose digital I/O \\ \hline TA1.2 & P & P & P & P & General-purpose digital I/O \\ \hline TA1.2 & P & P & P & P & General-purpose digital I/O \\ \hline TA1.2 & P & P & P & P & General-purpose digital I/O \\ \hline TA1.2 & P & P & P & P & General-purpose digital I/O \\ \hline TA1.2 & P & P & P & P & General-purpose digital I/O \\ \hline TA1.1 & P & P & P & P & General-purpose digital I/O \\ \hline TA1.2 & P & P & P & P & General-purpose digital I/O \\ \hline TA1.2 & P & P & P & P & P & General-purpose digital I/O \\ \hline TImerO_A, compare: Out0 output \\ \hline P & P & P & P & P & P & P & P & General-purpose digital I/O \\ \hline T & P & P & P & P & P & P & P & P & P &$	TA1.2	13	18	17	I/O	Timer1_A, capture: CCI2B input, compare: Out2 output		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	XIN/					Input terminal of crystal oscillator		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	P2.6/	19	27	26	I/O	General-purpose digital I/O pin		
P2.71826251/0General-purpose digital I/O pinP3.0/ TA0.2-971/OGeneral-purpose digital I/O pin Timer0_A, capture: CCI2A input, compare: Out2 outputP3.1/ TA1.0-861/OGeneral-purpose digital I/O pin Timer1_A, compare: Out0 outputP3.2/ TA1.1-13121/OGeneral-purpose digital I/O pin Timer1_A, compare: Out1 outputP3.3/ TA1.2-14131/OGeneral-purpose digital I/O Timer1_A, compare: Out1 outputP3.4/ TA0.0-15141/OGeneral-purpose digital I/O Timer1_A, compare: Out2 outputP3.5/ TA0.1-19181/OGeneral-purpose digital I/O Timer0_A, compare: Out0 outputP3.6/ TA0.1-20191/OGeneral-purpose digital I/O Timer0_A, compare: Out1 outputP3.7/ TA0.1-21201/OGeneral-purpose digital I/O Timer0_A, compare: Out1 outputP3.7/ TA0.2-21201/OGeneral-purpose digital I/O Timer0_A, compare: Out1 outputP3.7/ TA1CLK-21201/OGeneral-purpose digital I/O Timer1_A, compare: Out2 outputP3.7/ TA1CLK-21201/OGeneral-purpose digital I/O Timer1_A, clock signal TACLK inputRST/ NMI/162423INonmaskable interrupt input	TA0.1					Timer0_A, compare: Out1 output		
P2.71826251/0General-purpose digital I/O pinP3.0/ TA0.2-971/OGeneral-purpose digital I/O pin Timer0_A, capture: CCI2A input, compare: Out2 outputP3.1/ TA1.0-861/OGeneral-purpose digital I/O pin Timer1_A, compare: Out0 outputP3.2/ TA1.1-13121/OGeneral-purpose digital I/O pin Timer1_A, compare: Out1 outputP3.3/ TA1.2-14131/OGeneral-purpose digital I/O Timer1_A, compare: Out1 outputP3.4/ TA0.0-15141/OGeneral-purpose digital I/O Timer1_A, compare: Out2 outputP3.5/ TA0.1-19181/OGeneral-purpose digital I/O Timer0_A, compare: Out0 outputP3.6/ TA0.1-20191/OGeneral-purpose digital I/O Timer0_A, compare: Out1 outputP3.7/ TA0.1-21201/OGeneral-purpose digital I/O Timer0_A, compare: Out1 outputP3.7/ TA0.2-21201/OGeneral-purpose digital I/O Timer0_A, compare: Out1 outputP3.7/ TA1CLK-21201/OGeneral-purpose digital I/O Timer1_A, compare: Out2 outputP3.7/ TA1CLK-21201/OGeneral-purpose digital I/O Timer1_A, clock signal TACLK inputRST/ NMI/162423INonmaskable interrupt input	XOUT/					Output terminal of crystal oscillator ⁽³⁾		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	P2.7	18	26	25	I/O			
TA0.2Image: Constraint of the sector of the se	P3.0/			_		General-purpose digital I/O pin		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	TA0.2	-	9	1	I/O	Timer0_A, capture: CCI2A input, compare: Out2 output		
TA1.0Image: Constraint of the state of the s	P3.1/		_	_		General-purpose digital I/O pin		
TA1.1-1312I/OTimer1_A, compare: Out1 outputP3.3/ TA1.2-1413I/OGeneral-purpose digital I/O Timer1_A, compare: Out2 outputP3.4/ TA0.0-1514I/OGeneral-purpose digital I/O Timer0_A, compare: Out0 outputP3.5/ TA0.1-1918I/OGeneral-purpose digital I/O Timer0_A, compare: Out1 outputP3.6/ TA0.2-2019I/OGeneral-purpose digital I/O Timer0_A, compare: Out1 outputP3.7/ TA1CLK-2120I/OGeneral-purpose digital I/O Timer0_A, compare: Out1 outputP3.7/ TA1CLK-2120I/OGeneral-purpose digital I/O Timer1_A, compare: Out2 outputP3.7/ TA1CLK-2120I/OGeneral-purpose digital I/O Timer1_A, compare: Out2 outputP3.7/ TA1CLK-2120I/OGeneral-purpose digital I/O Timer1_A, clock signal TACLK inputRST/ NMI/162423INonmaskable interrupt input	TA1.0	-	8	6	I/O	Timer1_A, compare: Out0 output		
TA1.1Image: Constraint of the state of the s	P3.2/		10	10		General-purpose digital I/O pin		
TA1.2IIIIITimer1_A, compare: Out2 outputP3.4/ TA0.0-1514I/OGeneral-purpose digital I/O Timer0_A, compare: Out0 outputP3.5/ TA0.1-1918I/OGeneral-purpose digital I/O Timer0_A, compare: Out1 outputP3.6/ TA0.2-2019I/OGeneral-purpose digital I/O Timer0_A, compare: Out1 outputP3.7/ TA0.2-2019I/OGeneral-purpose digital I/O Timer0_A, compare: Out2 outputP3.7/ TA1CLK-2120I/OGeneral-purpose digital I/O Timer0_A, compare: Out2 outputRST/ NMI/162423INonmaskable interrupt input	TA1.1	-	13	12	I/O	Timer1_A, compare: Out1 output		
$\begin{array}{ c c c c c c } \hline \mbox{TA1.2} & \mbox{Imer1_A, compare: Out2 output} \\ \hline \mbox{P3.4/} & & \\ \hline \mbox{TA0.0} & \mbox{-} & \mbox{15} & \mbox{14} & \mbox{I/O} & \mbox{Imer0_A, compare: Out0 output} \\ \hline \mbox{P3.5/} & & \\ \hline \mbox{TA0.1} & \mbox{-} & \mbox{19} & \mbox{18} & \mbox{I/O} & \mbox{Imer0_A, compare: Out1 output} \\ \hline \mbox{P3.6/} & & \\ \hline \mbox{TA0.2} & \mbox{-} & \mbox{20} & \mbox{19} & \mbox{18} & \mbox{I/O} & \mbox{Imer0_A, compare: Out1 output} \\ \hline \mbox{P3.6/} & & \\ \hline \mbox{TA0.2} & \mbox{-} & \mbox{20} & \mbox{19} & \mbox{19} & \mbox{Imer0_A, compare: Out1 output} \\ \hline \mbox{P3.7/} & & \\ \hline \mbox{TA1CLK} & \mbox{-} & \mbox{21} & \mbox{20} & \mbox{20} & \mbox{I/O} & \mbox{Imer0_A, compare: Out2 output} \\ \hline \mbox{P3.7/} & & \\ \hline \mbox{TA1CLK} & \mbox{-} & \mbox{21} & \mbox{20} & \mbox{20} & \mbox{I/O} & \mbox{Imer0_A, compare: Out2 output} \\ \hline \mbox{RST/} & & \\ \hline \mbox{NMI/} & \mbox{16} & \mbox{24} & \mbox{23} & \mbox{I} & \mbox{Rest} \\ \hline \mbox{Nonmaskable interrupt input} \end{array}$	P3.3/			10		General-purpose digital I/O		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	TA1.2	-	14	13	I/O	Timer1_A, compare: Out2 output		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	P3.4/					General-purpose digital I/O		
TA0.1IIII/OTimer0_A, compare: Out1 outputP3.6/ TA0.2-2019I/OGeneral-purpose digital I/O Timer0_A, compare: Out2 outputP3.7/ TA1CLK-2120I/OGeneral-purpose digital I/O Timer1_A, clock signal TACLK inputRST/ NMI/162423INonmaskable interrupt input	TA0.0	-	15	14	I/O	Timer0_A, compare: Out0 output		
TA0.1Timer0_A, compare: Out1 outputP3.6/ TA0.2-2019 I/O General-purpose digital I/O Timer0_A, compare: Out2 outputP3.7/ TA1CLK-2120 I/O General-purpose digital I/O Timer1_A, clock signal TACLK inputRST/ NMI/162423INonmaskable interrupt input	P3.5/		10	10		General-purpose digital I/O		
TA0.2 - 20 19 I/O Timer0_A, compare: Out2 output P3.7/ - 21 20 I/O General-purpose digital I/O TA1CLK - 21 20 I/O General-purpose digital I/O Timer1_A, clock signal TACLK input - Reset NMI/ 16 24 23 I Nonmaskable interrupt input	TA0.1	-	19	18	I/O	Timer0_A, compare: Out1 output		
TA0.2 Timer0_A, compare: Out2 output P3.7/ - 21 20 I/O General-purpose digital I/O TA1CLK - 21 20 I/O Timer1_A, clock signal TACLK input RST/ I Reset Reset NMI/ 16 24 23 I Nonmaskable interrupt input	P3.6/							
P3.7/ TA1CLK - 21 20 I/O General-purpose digital I/O Timer1_A, clock signal TACLK input RST/ NMI/ 16 24 23 I Reset		-	20	19	I/O			
TA1CLK - 21 20 I/O Timer1_A, clock signal TACLK input RST/ Reset Reset NMI/ 16 24 23 I			<i>a</i> :					
RST/ 16 24 23 I Reset NMI/ 16 24 23 I Nonmaskable interrupt input		-	21	20	I/O			
NMI/ 16 24 23 I Nonmaskable interrupt input								
		16	24	23	I			
	SBWTDIO					Spy-Bi-Wire test data input/output during programming and test		

Table 4-1. Terminal Functions (continued)

TDO or TDI is selected by JTAG instruction. (2)

(3) If XOUT/P2.7 is used as an input, excess current flows until P2SEL.7 is cleared. This is due to the oscillator output driver connection to this pad after reset.

Copyright © 2011-2016, Texas Instruments Incorporated



	TERMINAL					
	NO.			I/O	DESCRIPTION	
NAME	PW20, N20	PW28	RHB32			
TEST/	17	25	24	I	Selects test mode for JTAG pins on Port 1. The device protection fuse is connected to TEST.	
SBWTCK					Spy-Bi-Wire test clock input during programming and test	
AVCC	NA	NA	29	NA	Analog supply voltage	
DVCC	1	1	30	NA	Digital supply voltage	
DVSS	20	28	27, 28	NA	Ground reference	
NC	NA	NA	8, 32	NA	Not connected	
QFN Pad	NA	NA	Pad	NA	QFN package pad connection to VSS recommended.	

Table 4-1. Terminal Functions (continued)



5 Specifications

5.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Voltage applied at V_{CC} to V_{SS}		-0.3	4.1	V
Voltage applied to any pin ⁽²⁾		-0.3	$V_{CC} + 0.3$	V
Diode current at any device pin			±2	mA
Characterizations T (3)	Unprogrammed device	-55	150	00
Storage temperature, T _{stg} ⁽³⁾	Programmed device	-55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages referenced to V_{SS}. The JTAG fuse-blow voltage, V_{FB}, is allowed to exceed the absolute maximum rating. The voltage is applied to the TEST pin when blowing the JTAG fuse.

(3) Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatio discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1000	M
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±250	v

 JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±1000 V may actually have higher performance.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ±250 V may actually have higher performance.

5.3 Recommended Operating Conditions

Typical values are specified at $V_{CC} = 3.3$ V and $T_A = 25^{\circ}C$ (unless otherwise noted)


			MIN	NOM	MAX	UNIT
V	Cumply veltage	During program execution	1.8		3.6	V
V _{CC}	Supply voltage	During flash programming or erase	2.2		3.6	v
V _{SS}	Supply voltage			0		V
T _A	Operating free-air temperature		-40		85	°C
		V _{CC} = 1.8 V, Duty cycle = 50% ±10%	DC		6	
f _{SYSTEM}	Processor frequency (maximum MCLK frequency using the USART module) $^{\left(1\right) \left(2\right) }$	V _{CC} = 2.7 V, Duty cycle = 50% ±10%	DC		12	MHz
		V _{CC} = 3.3 V, Duty cycle = 50% ±10%	DC		16	

(1) The MSP430 CPU is clocked directly with MCLK. Both the high and low phases of MCLK must not exceed the pulse duration of the specified maximum frequency.

(2) Modules might have a different maximum input clock specification. See the specification of the respective module in this data sheet.

EXAS NSTRUMENTS

www.ti.com



Note: Minimum processor frequency is defined by system clock. Flash program or erase operations require a minimum V_{CC} of 2.2 V.

Figure 5-1. Safe Operating Area


Active Mode Supply Current Into V_{cc} Excluding External Current 5.4

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾⁽²⁾

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	ТҮР	MAX	UNIT
		$f_{DCO} = f_{MCLK} = f_{SMCLK} = 1 \text{ MHz},$	2.2 V		230		
I _{AM,1MHz}	Active mode (AM) current at 1 MHz	$ \begin{array}{l} f_{ACLK} = 0 \ \text{Hz}, \\ \text{Program executes in flash,} \\ \text{BCSCTL1} = CALBC1_1MHZ, \\ \text{DCOCTL} = CALDCO_1MHZ, \\ \text{CPUOFF} = 0, \ \text{SCG0} = 0, \ \text{SCG1} = 0, \\ \text{OSCOFF} = 0 \end{array} $	3 V		330	420	μΑ

(1)

All inputs are tied to 0 V or to V_{CC}. Outputs do not source or sink any current. The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. The internal and external (2)load capacitance is chosen to closely match the required 9 pF.



5.5 Typical Characteristics, Active Mode Supply Current (Into V_{cc})

5.6 Low-Power Mode Supply Currents (Into V_{cc}) Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)^{(1) (2)}

Р	ARAMETER	TEST CONDITIONS	T _A	V _{cc}	MIN	ТҮР	MAX	UNIT
I _{LPM0,1MHz}	Low-power mode 0 (LPM0) current ⁽³⁾	$ \begin{array}{l} f_{MCLK} = 0 \text{ MHz}, \\ f_{SMCLK} = f_{DCO} = 1 \text{ MHz}, \\ f_{ACLK} = 32768 \text{ Hz}, \\ \text{BCSCTL1} = CALBC1_1\text{MHZ}, \\ \text{DCOCTL} = CALDCO_1\text{MHZ}, \\ \text{CPUOFF} = 1, \text{SCG0} = 0, \text{SCG1} = 0, \\ \text{OSCOFF} = 0 \end{array} $	25°C	2.2 V		56		μΑ
I _{LPM2}	Low-power mode 2 (LPM2) current ⁽⁴⁾		25°C	2.2 V		22		μΑ
I _{LPM3,LFXT1}	Low-power mode 3 (LPM3) current ⁽⁴⁾	$ \begin{array}{l} f_{DCO} = f_{MCLK} = f_{SMCLK} = 0 \mbox{ MHz}, \\ f_{ACLK} = 32768 \mbox{ Hz}, \\ CPUOFF = 1, \mbox{ SCG0} = 1, \mbox{ SCG1} = 1, \\ OSCOFF = 0 \end{array} $	25°C	2.2 V		0.7	1.5	μΑ
I _{LPM3,VLO}	Low-power mode 3 current, (LPM3) ⁽⁴⁾	$ \begin{array}{l} f_{DCO} = f_{MCLK} = f_{SMCLK} = 0 \mbox{ MHz}, \\ f_{ACLK} \mbox{ from internal LF oscillator (VLO)}, \\ CPUOFF = 1, \mbox{ SCG0} = 1, \mbox{ SCG1} = 1, \\ OSCOFF = 0 \end{array} $	25°C	2.2 V		0.5	0.7	μΑ
		$f_{DCO} = f_{MCLK} = f_{SMCLK} = 0 \text{ MHz},$	25°C			0.1	0.5	
I _{LPM4}	Low-power mode 4 (LPM4) current ⁽⁵⁾	f _{ACLK} = 0 Hz, CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1	85°C	2.2 V		0.8	1.7	μA

 All inputs are tied to 0 V or to V_{CC}. Outputs do not source or sink any current.
 The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. The internal and external load capacitance is chosen to closely match the required 9 pF.

Current for brownout and WDT clocked by SMCLK included. (3)


(4) Current for brownout and WDT clocked by ACLK included.

(5) Current for brownout included.



5.7 Typical Characteristics, Low-Power Mode Supply Currents

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)



5.8 Thermal Resistance Characteristics

	PARAMETER		VALUE ⁽¹⁾	UNIT	
		VQFN (RHB-32)	32.1		
DO		TSSOP (PW-28)	72.2	°C/W	
Rθ _{JA}	Junction-to-ambient thermal resistance, still air ⁽²⁾	TSSOP (PW-20)	86.5	°C/W	
		PDIP (N-20)	49.3		
		VQFN (RHB-32)	22.3		
DO	landing to see (to s) the second second second (3)	TSSOP (PW-28)	18.3	00.004	
$R\theta_{JC(TOP)}$	Junction-to-case (top) thermal resistance ⁽³⁾	TSSOP (PW-20)	20.8	°C/W	
		PDIP (N-20)	41		
		VQFN (RHB-32)	1.4		
DO	han allow the second distance. It is the second second second	TSSOP (PW-28)	N/A	°C/W	
ROJC(BOTTOM)	Junction-to-case (bottom) thermal resistance	TSSOP (PW-20)	N/A		
		PDIP (N-20)	N/A]	
	(A)	VQFN (RHB-32)	6.1		
0		TSSOP (PW-28)	30.4	°C/W	
θ_{JB}	Junction-to-board thermal resistance (4)	TSSOP (PW-20)	39		
		PDIP (N-20)	30.2		
		VQFN (RHB-32)	0.3		
		TSSOP (PW-28)	0.7	00.004	
Ψ_{JT}	Junction-to-package-top characterization parameter	TSSOP (PW-20)	0.8	°C/W	
		PDIP (N-20)	18.1		
		VQFN (RHB-32)	6.1		
		TSSOP (PW-28)	29.9	°C/W	
Ψ_{JB}	Junction-to-board characterization parameter	TSSOP (PW-20)	38.1		
		PDIP (N-20)	30.1		

(1) These values are based on a JEDEC-defined 2S2P system (with the exception of the Theta JC ($R\theta_{IC}$) value, which is based on a JEDEC-defined 1S0P system) and will change based on environment and application. For more information, see these EIA/JEDEC standards:

JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions - Natural Convection (Still Air)

JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages

JESD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages

 JESD51-9, Test Boards for Area Array Surface Mount Package Thermal Measurements
 The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, High-K board, as
 (2) specified in JESD51-7, in an environment described in JESD51-2a.

The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-(3) standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB (4)temperature, as described in JESD51-8.

5.9 Schmitt-Trigger Inputs, Ports Px

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
v	Depitive going input threshold valtage			0.45 V _{CC}		0.75 V _{CC}	V
V _{IT+}	Positive-going input threshold voltage		3 V	1.35		2.25	v
v				0.25 V _{CC}		0.55 V _{CC}	V
V _{IT}	Negative-going input threshold voltage		3 V	0.75		1.65	v
V _{hys}	Input voltage hysteresis (V _{IT+} - V _{IT-})		3 V	0.3		1	V
R _{Pull}	Pullup or pulldown resistor	For pullup: $V_{IN} = V_{SS}$ For pulldown: $V_{IN} = V_{CC}$	3 V	20	35	50	kΩ
CI	Input capacitance	$V_{IN} = V_{SS}$ or V_{CC}			5		pF

5.10 Leakage Current, Ports Px

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN MAX	UNIT
I _{lkg(Px.y)} High-impedance leakage current	See (1) (2)	3 V	±50	nA

(1) The leakage current is measured with V_{SS} or V_{CC} applied to the corresponding pins, unless otherwise noted.

(2) The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup/pulldown resistor is disabled.

5.11 Outputs, Ports Px

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP	МАХ	UNIT
V_{OH}	High-level output voltage	$I_{(OHmax)} = -6 \text{ mA}^{(1)}$	3 V	$V_{CC} - 0.3$		V
V_{OL}	Low-level output voltage	$I_{(OLmax)} = 6 \text{ mA}^{(1)}$	3 V	V _{SS} + 0.3		V

(1) The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop specified.

5.12 Output Frequency, Ports Px

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
f _{Px.y}	Port output frequency (with load)	Px.y, $C_L = 20 \text{ pF}$, $R_L = 1 \text{ k}\Omega^{(1)}$ (2)	3 V		12		MHz
f _{Port_CLK}	Clock output frequency	Px.y, $C_L = 20 \text{ pF}^{(2)}$	3 V		16		MHz

(1) A resistive divider with two 50-k Ω resistors between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the divider.

(2) The output voltage reaches at least 10% and 90% V_{CC} at the specified toggle frequency.

5.13 Typical Characteristics – Outputs

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)



Copyright © 2011–2016, Texas Instruments Incorporated

Submit Documentation Feedback Product Folder Links: MSP430G2533 MSP430G2433 MSP430G2333 MSP430G2233 MSP430G2403 MSP430G2303 MSP430G2203

5.14 Pin-Oscillator Frequency – Ports Px


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP	MAX	UNIT	
fo	Port output oppillation frequency	P1.y, $C_L = 10 \text{ pF}$, $R_L = 100 \text{ k}\Omega^{(1)(2)}$	3 V	1400)	kHz	
fo _{P1.x}	Port output oscillation frequency	P1.y, $C_L = 20 \text{ pF}$, $R_L = 100 \text{ k}\Omega^{(1)(2)}$	ЗV	900)	КПZ	
6 m	Port output oscillation frequency P2.0 to P2.5, $C_L = 10 \text{ pF}$, $R_L = 100 \text{ k}\Omega^{(1)(2)}$	0.14	1800)	1.1.1-		
fo _{P2.x}	Port output oscillation frequency	P2.0 to P2.5, C_L = 20 pF, R_L = 100 k $\Omega^{(1)(2)}$	3 V	1000)	kHz	
fo _{P2.6/7}	Port output oscillation frequency	P2.6 and P2.7, C_L = 20 pF, R_L = 100 $k\Omega^{(1)(2)}$	3 V	700)	kHz	
fo _{P3.x}	Port output oscillation frequency	P3.y, $C_L = 10 \text{ pF}$, $R_L = 100 \text{ k}\Omega^{(1)(2)}$	3 V	1800)	kHz	
	For output oscillation frequency	P3.y, $C_L = 20 \text{ pF}$, $R_L = 100 \text{ k}\Omega^{(1)(2)}$	ЗV	1000)	κΠΖ	

 A resistive divider with two 50-kΩ resistors between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the divider.

(2) The output voltage reaches at least 10% and 90% V_{CC} at the specified toggle frequency.

5.15 Typical Characteristics – Pin-Oscillator Frequency



5.16 POR, BOR⁽¹⁾⁽²⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	ТҮР	МАХ	UNIT
V _{CC(start)}	See Figure 5-12	$dV_{CC}/dt \le 3 V/s$		0.7 V _(B_IT)		V	
V _(B_IT-)	See Figure 5-12 through Figure 5-14	$dV_{CC}/dt \le 3 V/s$		1.35		V	
V _{hys(B_IT-)}	See Figure 5-12	$dV_{CC}/dt \le 3 V/s$			140		mV
t _{d(BOR)}	See Figure 5-12				2000		μs
t _(reset)	Pulse duration needed at RST/NMI pin to accepted reset internally		2.2 V	2			μs

(1) The current consumption of the brownout module is already included in the I_{CC} current consumption data. The voltage level V_(B_IT-) + $V_{hys(B_IT-)}$ is ≤ 1.8 V.

(2) During power up, the CPU begins code execution following a period of $t_{d(BOR)}$ after $V_{CC} = V_{(B_{-}T_{-})} + V_{hys(B_{-}T_{-})}$. The default DCO settings must not be changed until $V_{CC} \ge V_{CC(min)}$, where $V_{CC(min)}$ is the minimum supply voltage for the desired operating frequency.





Figure 5-12. POR and BOR vs Supply Voltage








Figure 5-14. V_{CC(drop)} Level With a Triangle Voltage Drop to Generate a POR or BOR Signal

SLAS734G – APRIL 2011 – REVISED APRIL 2016

5.17 Main DCO Characteristics

- All ranges selected by RSELx overlap with RSELx + 1: RSELx = 0 overlaps RSELx = 1, ... RSELx = 14 overlaps RSELx = 15.
- DCO control bits DCOx have a step size as defined by parameter S_{DCO}.
- Modulation control bits MODx select how often f_{DCO(RSEL,DCO+1}) is used within the period of 32 DCOCLK cycles. The frequency f_{DCO(RSEL,DCO}) is used for the remaining cycles. The frequency is an average equal to:

 $32 \times f_{DCO(RSEL, DCO)} \times f_{DCO(RSEL, DCO+1)}$

 $f_{average} = \frac{1}{MOD \times f_{DCO(RSEL, DCO)} + (32 - MOD) \times f_{DCO(RSEL, DCO+1)}}$

5.18 DCO Frequency

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	ТҮР	MAX	UNIT
		RSELx < 14		1.8		3.6	
V _{CC}	Supply voltage	RSELx = 14		2.2		3.6	V
		RSELx = 15		3		3.6	
f _{DCO(0,0)}	DCO frequency (0, 0)	RSELx = 0, $DCOx = 0$, $MODx = 0$	3 V	0.06		0.14	MHz
f _{DCO(0,3)}	DCO frequency (0, 3)	RSELx = 0, $DCOx = 3$, $MODx = 0$	3 V	0.07		0.17	MHz
f _{DCO(1,3)}	DCO frequency (1, 3)	RSELx = 1, $DCOx = 3$, $MODx = 0$	3 V		0.15		MHz
f _{DCO(2,3)}	DCO frequency (2, 3)	RSELx = 2, $DCOx = 3$, $MODx = 0$	3 V		0.21		MHz
f _{DCO(3,3)}	DCO frequency (3, 3)	RSELx = 3, $DCOx = 3$, $MODx = 0$	3 V		0.30		MHz
f _{DCO(4,3)}	DCO frequency (4, 3)	RSELx = 4, $DCOx = 3$, $MODx = 0$	3 V		0.41		MHz
f _{DCO(5,3)}	DCO frequency (5, 3)	RSELx = 5, $DCOx = 3$, $MODx = 0$	3 V		0.58		MHz
f _{DCO(6,3)}	DCO frequency (6, 3)	RSELx = 6, $DCOx = 3$, $MODx = 0$	3 V	0.54		1.06	MHz
f _{DCO(7,3)}	DCO frequency (7, 3)	RSELx = 7, $DCOx = 3$, $MODx = 0$	3 V	0.80		1.50	MHz
f _{DCO(8,3)}	DCO frequency (8, 3)	RSELx = 8, $DCOx = 3$, $MODx = 0$	3 V		1.6		MHz
f _{DCO(9,3)}	DCO frequency (9, 3)	RSELx = 9, $DCOx = 3$, $MODx = 0$	3 V		2.3		MHz
f _{DCO(10,3)}	DCO frequency (10, 3)	RSELx = 10, DCOx = 3, MODx = 0	3 V		3.4		MHz
f _{DCO(11,3)}	DCO frequency (11, 3)	RSELx = 11, DCOx = 3, MODx = 0	3 V		4.25		MHz
f _{DCO(12,3)}	DCO frequency (12, 3)	RSELx = 12, $DCOx = 3$, $MODx = 0$	3 V	4.30		7.30	MHz
f _{DCO(13,3)}	DCO frequency (13, 3)	RSELx = 13, DCOx = 3, MODx = 0	3 V	6.00		9.60	MHz
f _{DCO(14,3)}	DCO frequency (14, 3)	RSELx = 14, $DCOx = 3$, $MODx = 0$	3 V	8.60		13.9	MHz
f _{DCO(15,3)}	DCO frequency (15, 3)	RSELx = 15, DCOx = 3, MODx = 0	3 V	12.0		18.5	MHz
f _{DCO(15,7)}	DCO frequency (15, 7)	RSELx = 15, DCOx = 7, MODx = 0	3 V	16.0		26.0	MHz
S _{RSEL}	Frequency step between range RSEL and RSEL+1	$S_{RSEL} = f_{DCO(RSEL+1,DCO)}/f_{DCO(RSEL,DCO)}$	3 V		1.35		ratio
S _{DCO}	Frequency step between tap DCO and DCO+1	$S_{DCO} = f_{DCO(RSEL, DCO+1)}/f_{DCO(RSEL, DCO)}$	3 V		1.08		ratio
Duty cycle		Measured at SMCLK output	3 V		50%		

24 Specifications

5.19 Calibrated DCO Frequencies, Tolerance

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T _A	V _{cc}	MIN	TYP	MAX	UNIT
1-MHz tolerance over temperature ⁽¹⁾	BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, calibrated at 30°C and 3 V	0°C to 85°C	3 V	-3%	±0.5%	+3%	
1-MHz tolerance over V_{CC}	$\begin{array}{l} BCSCTL1 = CALBC1_1MHZ,\\ DCOCTL = CALDCO_1MHZ,\\ calibrated at 30^{\circ}C and 3 V \end{array}$	30°C	1.8 V to 3.6 V	-3%	±2%	+3%	
1-MHz tolerance overall	$\begin{array}{l} BCSCTL1 = CALBC1_1MHZ,\\ DCOCTL = CALDCO_1MHZ,\\ calibrated at 30^{\circ}C and 3 V \end{array}$	–40°C to 85°C	1.8 V to 3.6 V	-6%	±3%	+6%	
8-MHz tolerance over temperature ⁽¹⁾	BCSCTL1 = CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, calibrated at 30°C and 3 V	0°C to 85°C	3 V	-3%	±0.5%	+3%	
8-MHz tolerance over $\rm V_{\rm CC}$	$\begin{array}{l} BCSCTL1 = CALBC1_8MHZ,\\ DCOCTL = CALDCO_8MHZ,\\ calibrated at 30^{\circ}C and 3 V \end{array}$	30°C	2.2 V to 3.6 V	-3%	±2%	+3%	
8-MHz tolerance overall	BCSCTL1 = CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, calibrated at 30°C and 3 V	–40°C to 85°C	2.2 V to 3.6 V	-6%	±3%	+6%	
12-MHz tolerance over temperature ⁽¹⁾	BCSCTL1 = CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, calibrated at 30°C and 3 V	0°C to 85°C	3 V	-3%	±0.5%	+3%	
12-MHz tolerance over $V_{\mbox{CC}}$	BCSCTL1 = CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, calibrated at 30° C and 3 V	30°C	2.7 V to 3.6 V	-3%	±2%	+3%	
12-MHz tolerance overall	BCSCTL1 = CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, calibrated at 30° C and 3 V	–40°C to 85°C	2.7 V to 3.6 V	-6%	±3%	+6%	
16-MHz tolerance over temperature ⁽¹⁾	BCSCTL1 = CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, calibrated at 30° C and 3 V	0°C to 85°C	3 V	-3%	±0.5%	+3%	
16-MHz tolerance over V_{CC}	BCSCTL1 = CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, calibrated at 30°C and 3 V	30°C	3.3 V to 3.6 V	-3%	±2%	+3%	
16-MHz tolerance overall	BCSCTL1 = CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, calibrated at 30°C and 3 V	–40°C to 85°C	3.3 V to 3.6 V	-6%	±3%	+6%	

(1) This is the frequency change from the measured frequency at 30°C over temperature.

Copyright © 2011–2016, Texas Instruments Incorporated

5.20 Wake-up Times From Lower-Power Modes (LPM3, LPM4)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	ТҮР	MAX	UNIT
t _{DCO,LPM3/4}	DCO clock wake-up time from LPM3 or LPM4 $^{\left(1\right) }$	BCSCTL1 = CALBC1_1MHz, DCOCTL = CALDCO_1MHz	3 V		1.5		μs
t _{CPU,LPM3/4}	CPU wake-up time from LPM3 or LPM4 ⁽²⁾				1/f _{MCLK} + Clock,LPM3/4		

The DCO clock wake-up time is measured from the edge of an external wake-up signal (for example, port interrupt) to the first clock (1)edge observable externally on a clock pin (MCLK or SMCLK).

Parameter applicable only if DCOCLK is used for MCLK. (2)

5.21 Typical Characteristics, DCO Clock Wake-up Time From LPM3 or LPM4




Figure 5-15. DCO Wake-up Time From LPM3 vs DCO Frequency

Copyright © 2011–2016, Texas Instruments Incorporated

5.22 Crystal Oscillator, XT1, Low-Frequency Mode⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
f _{LFXT1,LF}	LFXT1 oscillator crystal frequency, LF mode 0, 1	XTS = 0, LFXT1Sx = 0 or 1	1.8 V to 3.6 V		32768		Hz
f _{LFXT1,LF,logic}	LFXT1 oscillator logic level square-wave input frequency, LF mode	XTS = 0, XCAPx = 0, LFXT1Sx = 3	1.8 V to 3.6 V	10000	32768	50000	Hz
04	Oscillation allowance for	$XTS = 0, LFXT1Sx = 0, f_{LFXT1,LF} = 32768 Hz, C_{L,eff} = 6 pF$			500		kΩ
OA _{LF}	LF crystals	$\begin{array}{l} XTS = 0, \ LFXT1Sx = 0, \\ f_{LFXT1, LF} = 32768 \ Hz, \ C_{L, eff} = 12 \ pF \end{array}$			200		K12
		XTS = 0, XCAPx = 0			1		
<u>^</u>	Integrated effective load	XTS = 0, XCAPx = 1			5.5		<u>~</u> Г
C _{L,eff}	capacitance, LF mode ⁽²⁾	XTS = 0, XCAPx = 2			8.5		pF
		XTS = 0, XCAPx = 3			11		
	Duty cycle, LF mode	$XTS = 0$, Measured at P2.0/ACLK, $f_{LFXT1,LF} = 32768 \text{ Hz}$	2.2 V	30%	50%	70%	
f _{Fault,LF}	Oscillator fault frequency, LF mode ⁽³⁾	XTS = 0, XCAPx = 0, LFXT1Sx = 3 ⁽⁴⁾	2.2 V	10		10000	Hz

(1) To improve EMI on the XT1 oscillator, the following guidelines should be observed.

· Keep the trace between the device and the crystal as short as possible.

- Design a good ground plane around the oscillator pins.
- Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
- Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
- Use assembly materials and processes that avoid any parasitic load on the oscillator XIN and XOUT pins.
- If conformal coating is used, make sure that it does not induce capacitive or resistive leakage between the oscillator pins.
- Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other documentation. This signal is no longer required for the serial programming adapter.
- (2) Includes parasitic bond and package capacitance (approximately 2 pF per pin). Because the PCB adds additional capacitance, verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- (3) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.
- (4) Measured with logic-level input frequency but also applies to operation with crystals.

5.23 Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	T _A	V _{cc}	MIN	TYP	MAX	UNIT
f _{VLO}	VLO frequency	–40°C to 85°C	3 V	4	12	20	kHz
df_{VLO}/d_{T}	VLO frequency temperature drift	–40°C to 85°C	3 V		0.5		%/°C
df_{VLO}/dV_{CC}	VLO frequency supply voltage drift	25°C	1.8 V to 3.6 V		4		%/V

5.24 Timer_A

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	ТҮР	MAX	UNIT
f _{TA}	Timer_A input clock frequency	SMCLK, duty cycle = 50% ±10%			f SYSTEM		MHz
t _{TA,cap}	Timer_A capture timing	TA0, TA1	3 V	20			ns

5.25 USCI (UART Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
f _{USCI}	USCI input clock frequency	SMCLK, duty cycle = 50% ±10%			f SYSTEM		MHz
f _{max,BITCLK}	Maximum BITCLK clock frequency (equals baud rate in MBaud)		3 V	2			MHz
t _T	UART receive deglitch time ⁽²⁾		3 V	50	100	600	ns

(1) The DCO wake-up time must be considered in LPM3 and LPM4 for baud rates above 1 MHz.

(2) Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. To ensure that pulses are correctly recognized, their duration should exceed the maximum specification of the deglitch time.

5.26 USCI (SPI Master Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5-16 and Figure 5-17)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	MAX	UNIT
f _{USCI}	USCI input clock frequency	SMCLK, duty cycle = 50% ±10%			f SYSTEM	MHz
t _{SU,MI}	SOMI input data setup time		3 V	75		ns
t _{HD,MI}	SOMI input data hold time		3 V	0		ns
t _{VALID,MO}	SIMO output data valid time	UCLK edge to SIMO valid, $C_L = 20 \text{ pF}$	3 V		20	ns





Figure 5-16. SPI Master Mode, CKPH = 0





Copyright © 2011–2016, Texas Instruments Incorporated

Submit Documentation Feedback Product Folder Links: MSP430G2533 MSP430G2433 MSP430G2333 MSP430G2233 MSP430G2403 MSP430G2303 MSP430G2203

5.27 USCI (SPI Slave Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5-18 and Figure 5-19)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
t _{STE,LEAD}	STE lead time, STE low to clock		3 V		50		ns
t _{STE,LAG}	STE lag time, Last clock to STE high		3 V	10			ns
t _{STE,ACC}	STE access time, STE low to SOMI data out		3 V		50		ns
t _{STE,DIS}	STE disable time, STE high to SOMI high impedance		3 V		50		ns
t _{SU,SI}	SIMO input data setup time		3 V	15			ns
t _{HD,SI}	SIMO input data hold time		3 V	10			ns
t _{VALID,SO}	SOMI output data valid time	UCLK edge to SOMI valid, $C_L = 20 \text{ pF}$	3 V		50	75	ns





Figure 5-18. SPI Slave Mode, CKPH = 0





5.28 USCI (I²C Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5-20)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	ΤΥΡ	MAX	UNIT
f _{USCI}	USCI input clock frequency	SMCLK, duty cycle = 50% ±10%				f SYSTEM	MHz
f _{SCL}	SCL clock frequency		3 V	0		400	kHz
		f _{SCL} ≤ 100 kHz	0.1/	4.0			
t _{HD,STA}	Hold time (repeated) START	f _{SCL} > 100 kHz	- 3 V	0.6			μs
	Cotup time for a reported CTADT	f _{SCL} ≤ 100 kHz	- 3 V	4.7			
t _{SU,STA}	Setup time for a repeated START	f _{SCL} > 100 kHz	3 V	0.6			μs
t _{HD,DAT}	Data hold time		3 V	0			ns
t _{SU,DAT}	Data setup time		3 V	250			ns
t _{SU,STO}	Setup time for STOP		3 V	4.0			μs
t _{SP}	Pulse duration of spikes suppressed by input filter		3 V	50	100	600	ns




Figure 5-20. I²C Mode Timing

5.29 10-Bit ADC, Power Supply and Input Range Conditions (MSP430G2x33 Only)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾

	PARAMETER	TEST CONDITIONS	TA	V _{cc}	MIN	TYP	MAX	UNIT
V _{CC}	Analog supply voltage	V _{SS} = 0 V			2.2		3.6	V
V _{Ax}	Analog input voltage ⁽²⁾	All Ax terminals, Analog inputs selected in ADC10AE register		3 V	0		V _{CC}	V
I _{ADC10}	ADC10 supply current ⁽³⁾	$ \begin{array}{l} f_{ADC10CLK} = 5.0 \text{ MHz}, \\ ADC10ON = 1, \text{ REFON} = 0, \\ ADC10SHT0 = 1, \text{ ADC10SHT1} = 0, \\ ADC10DIV = 0 \end{array} $	25°C	3 V		0.6		mA
1	Reference supply current,	$ f_{ADC10CLK} = 5.0 \text{ MHz}, \\ ADC10ON = 0, \text{ REF2}_5V = 0, \\ \text{REFON} = 1, \text{ REFOUT} = 0 $	0500	3 V		0.25		
I _{REF+}	reference buffer disabled ⁽⁴⁾	f _{ADC10CLK} = 5.0 MHz, ADC10ON = 0, REF2_5V = 1, REFON = 1, REFOUT = 0	25°C	3 V		0.25		mA
I _{REFB,0}	Reference buffer supply current with ADC10SR $= 0^{(4)}$		25°C	3 V		1.1		mA
I _{REFB,1}	Reference buffer supply current with ADC10SR = $1^{(4)}$		25°C	3 V		0.5		mA
CI	Input capacitance	Only one terminal Ax can be selected at one time	25°C	3 V			27	pF
R _I	Input MUX ON resistance	$0 V \le V_{Ax} \le V_{CC}$	25°C	3 V		1000		Ω

The leakage current is defined in the leakage current table with Px.y/Ax parameter. (1)

(2)The analog input voltage range must be within the selected reference voltage range V_{R+} to V_{R-} for valid conversion results.

The internal reference supply current is not included in current consumption parameter IADC10.

(3) (4) The internal reference current is supplied through terminal V_{CC}. Consumption is independent of the ADC10ON control bit, unless a conversion is active. The REFON bit enables the built-in reference to settle before starting an A/D conversion.

5.30 10-Bit ADC, Built-In Voltage Reference (MSP430G2x33 Only)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
M	Positive built-in reference	$I_{VREF+} \le 1 \text{ mA}, \text{REF2}_5\text{V} = 0$		2.2			v
$V_{CC,REF+}$	analog supply voltage range	I _{VREF+} ≤ 1 mA, REF2_5V = 1		2.9			V
M	Positive built-in reference	$I_{VREF+} \le I_{VREF+}$ max, REF2_5V = 0	- 3 V	1.41	1.5	1.59	v
V_{REF+}	voltage	$I_{VREF+} \le I_{VREF+}$ max, REF2_5V = 1	3 V	2.35	2.5	2.65	v
I _{LD,VREF+}	Maximum VREF+ load current		3 V			±1	mA
		$I_{VREF+} = 500 \ \mu A \pm 100 \ \mu A$, Analog input voltage $V_{Ax} \approx 0.75 \ V$, REF2_5V = 0	- 3V			±2	LSB
	VREF+ load regulation	$I_{VREF+} = 500 \ \mu A \pm 100 \ \mu A$, Analog input voltage $V_{Ax} \approx 1.25 \ V$, REF2_5V = 1	- 3V			±2	LOD
	V _{REF+} load regulation response time	$\begin{split} I_{VREF+} &= 100 \ \mu A \rightarrow 900 \ \mu A, \\ V_{Ax} &\approx 0.5 \ \times \ VREF+, \\ Error of conversion result \leq 1 \ LSB, \\ ADC10SR &= 0 \end{split}$	3 V			400	ns
C_{VREF+}	Maximum capacitance at pin VREF+	$I_{VREF+} \le \pm 1$ mA, REFON = 1, REFOUT = 1	3 V			100	pF
TC _{REF+}	Temperature coefficient	$I_{VREF+} = const with 0 mA \le I_{VREF+} \le 1 mA$	3 V			±100	ppm/ °C
t _{REFON}	Settling time of internal reference voltage to 99.9% VREF	$I_{VREF+} = 0.5 \text{ mA}, \text{REF2}_5\text{V} = 0, \text{REFON} = 0 \rightarrow 1$	3.6 V			30	μs
t _{REFBURST}	Settling time of reference buffer to 99.9% VREF	I _{VREF+} = 0.5 mA, REF2_5V = 1, REFON = 1, REFBURST = 1, ADC10SR = 0	3 V			2	μs

32

5.31 10-Bit ADC, External Reference⁽¹⁾ (MSP430G2x33 Only)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	ΤΥΡ	MAX	UNIT
VEREF+	Positive external reference input	VEREF+ > VEREF-, SREF1 = 1, SREF0 = 0		1.4		V_{CC}	V
VEREF+	voltage range ⁽²⁾	VEREF- \leq VEREF+ \leq V _{CC} - 0.15 V, SREF1 = 1, SREF0 = 1 ⁽³⁾		1.4		3	v
VEREF-	Negative external reference input voltage range ⁽⁴⁾	VEREF+ > VEREF-		0		1.2	V
ΔVEREF	Differential external reference input voltage range, ΔVEREF = VEREF+ - VEREF-	VEREF+ > VEREF- ⁽⁵⁾		1.4		V _{CC}	V
1		$0 V \le VEREF_+ \le V_{CC},$ SREF1 = 1, SREF0 = 0	3 V		±1		
IVEREF+	Static input current into VEREF+	0 V ≤ VEREF+ ≤ V _{CC} − 0.15 V ≤ 3 V, SREF1 = 1, SREF0 = 1 ⁽³⁾	3 V		0		μA
I _{VEREF-}	Static input current into VEREF-	$0 V \leq VEREF - \leq V_{CC}$	3 V		±1		μA

(1) The external reference is used during conversion to charge and discharge the capacitance array. The input capacitance, C₁, is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 10-bit accuracy.

(2) The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.

(3) Under this condition, the external reference is internally buffered. The reference buffer is active and requires the reference buffer supply current I_{BEFB}. The current consumption can be limited to the sample and conversion period with REBURST = 1.

(4) The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.

(5) The accuracy limits the minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.

5.32 10-Bit ADC, Timing Parameters (MSP430G2x33 Only)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		V _{cc}	MIN	ТҮР	MAX	UNIT
f	ADC10 input clock	For specified performance of	ADC10SR = 0	3 V	0.45		6.3	MHz
TADC10CLK		ADC10SR = 1	3 V	0.45		1.5	MHZ	
f _{ADC10OSC}	ADC10 built-in oscillator frequency	ADC10DIVx = 0, ADC10SSELx = 0, $f_{ADC10CLK} = f_{ADC10OSC}$		3 V	3.7		6.3	MHz
		ADC10 built-in oscillator, ADC1 fADC10CLK = fADC10OSC	0SSELx = 0,	3 V	2.06		3.51	
t _{CONVERT}	Conversion time	$f_{ADC10CLK}$ from ACLK, MCLK, or SMCLK: ADC10SSELx $\neq 0$				13 × ADC10DIV × 1 / f _{ADC10CLK}		μs
t _{ADC10ON}	Turnon settling time of the ADC	(1)					100	ns

(1) The condition is that the error in a conversion started after $t_{ADC100N}$ is less than ±0.5 LSB. The reference and input signal are already settled.

5.33 10-Bit ADC, Linearity Parameters (MSP430G2x33 Only)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		V _{cc}	MIN	ТҮР	MAX	UNIT
E	Integral linearity error		3 V			±1	LSB
E_D	Differential linearity error		3 V			±1	LSB
EO	Offset error	Source impedance $R_S < 100 \Omega$	3 V			±1	LSB
E_G	Gain error		3 V		±1.1	±2	LSB
Ε _T	Total unadjusted error		3 V		±2	±5	LSB

Copyright © 2011-2016, Texas Instruments Incorporated

5.34 10-Bit ADC, Temperature Sensor and Built-In V_{MD} (MSP430G2x33 Only)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	ΤΥΡ	MAX	UNIT
I _{SENSOR}	Temperature sensor supply current ⁽¹⁾	REFON = 0, INCHx = 0Ah, $T_A = 25^{\circ}C$	3 V		60		μΑ
TC _{SENSOR}		ADC10ON = 1, INCHx = 0Ah $^{(2)}$	3 V		3.55		mV/°C
t _{Sensor(sample)}	Sample time required if channel 10 is selected $^{(3)}$	ADC10ON = 1, INCHx = 0Ah, Error of conversion result \leq 1 LSB	3 V	30			μs
I _{VMID}	Current into divider at channel 11	ADC10ON = 1, INCHx = 0Bh	3 V			(4)	μA
V _{MID}	V _{CC} divider at channel 11	ADC10ON = 1, INCHx = 0Bh, $V_{MID} \approx 0.5 \times V_{CC}$	3 V		1.5		V
t _{VMID(sample)}	Sample time required if channel 11 is selected $^{(5)}$	ADC10ON = 1, INCHx = 0Bh, Error of conversion result \leq 1 LSB	3 V	1220			ns

The sensor current I_{SENSOR} is consumed if (ADC10ON = 1 and REFON = 1) or (ADC10ON = 1 and INCH = 0Ah and sample signal is (1) high). When REFON = 1, I_{SENSOR} is included in I_{REF+}. When REFON = 0, I_{SENSOR} applies during conversion of the temperature sensor input (INCH = 0Ah).

(2) The following formula can be used to calculate the temperature sensor output voltage:

- $\begin{array}{l} V_{Sensor,typ} = TC_{Sensor}\left(273 + T\left[^{\circ}C\right]\right) + V_{Offset,sensor}\left[mV\right] \text{ or } \\ V_{Sensor,typ} = TC_{Sensor} T\left[^{\circ}C\right] + V_{Sensor}(T_{A} = 0^{\circ}C) \left[mV\right] \\ The typical equivalent impedance of the sensor is 51 k\Omega. The sample time required includes the sensor-on time t_{SENSOR(on)}. \end{array}$
- (4)No additional current is needed. The V_{MID} is used during sampling.
- (5) The on-time t_{VMID(on)} is included in the sampling time t_{VMID(sample)}; no additional on time is needed.

5.35 Flash Memory

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	ТҮР	МАХ	UNIT
V _{CC(PGM/ERASE)}	Program and erase supply voltage			2.2		3.6	V
f _{FTG}	Flash timing generator frequency			257		476	kHz
I _{PGM}	Supply current from V _{CC} during program		2.2 V, 3.6 V		1	5	mA
I _{ERASE}	Supply current from V _{CC} during erase		2.2 V, 3.6 V		1	7	mA
t _{CPT}	Cumulative program time ⁽¹⁾		2.2 V, 3.6 V			10	ms
t _{CMErase}	Cumulative mass erase time		2.2 V, 3.6 V	20			ms
	Program and erase endurance			10 ⁴	10 ⁵		cycles
t _{Retention}	Data retention duration	T _J = 25°C		100			years
t _{Word}	Word or byte program time	See (2)			30		t _{FTG}
t _{Block, 0}	Block program time for first byte or word	See (2)			25		t _{FTG}
t _{Block, 1-63}	Block program time for each additional byte or word	See (2)			18		t _{FTG}
t _{Block, End}	Block program end-sequence wait time	See (2)			6		t _{FTG}
t _{Mass Erase}	Mass erase time	See (2)			10593		t _{FTG}
t _{Seg Erase}	Segment erase time	See (2)			4819		t _{FTG}

Do not exceed the cumulative program time when writing to a 64-byte flash block. This parameter applies to all programming methods: (1)individual word or byte write and block write modes.

These values are hardwired into the state machine of the flash controller ($t_{ETG} = 1/f_{ETG}$).



5.36 RAM

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
V _(RAMh) RAM retention supply voltage ⁽¹⁾	CPU halted	1.6	V

(1) This parameter defines the minimum supply voltage V_{CC} when the data in RAM remains unchanged. No program execution should happen during this supply voltage condition.

5.37 JTAG and Spy-Bi-Wire Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	V _{cc}	MIN	TYP	MAX	UNIT
		• 66	IVIIIA		MAA	
f _{SBW}	Spy-Bi-Wire input frequency	2.2 V	0		20	MHz
t _{SBW,Low}	Spy-Bi-Wire low clock pulse duration	2.2 V	0.025		15	μs
t _{SBW,En}	Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge ⁽¹⁾)	2.2 V			1	μs
t _{SBW,Ret}	Spy-Bi-Wire return to normal operation time	2.2 V	15		100	μs
f _{TCK}	TCK input frequency ⁽²⁾	2.2 V	0		5	MHz
R _{Internal}	Internal pulldown resistance on TEST	2.2 V	25	60	90	kΩ

(1) Tools that access the Spy-Bi-Wire interface must wait for the maximum t_{SBW,En} time after pulling the TEST/SBWCLK pin high before applying the first SBWCLK clock edge.

(2) f_{TCK} may be restricted to meet the timing requirements of the module selected.

5.38 JTAG Fuse⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V _{CC(FB)}	Supply voltage during fuse-blow condition	$T_A = 25^{\circ}C$	2.5		V
V_{FB}	Voltage level on TEST for fuse blow		6	7	V
I _{FB}	Supply current into TEST during fuse blow			100	mA
t _{FB}	Time to blow fuse			1	ms

(1) After the fuse is blown, no further access to the JTAG/Test, Spy-Bi-Wire, and emulation features is possible, and JTAG is switched to bypass mode.



6 Detailed Description

6.1 CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-toregister operation execution time is one cycle of the CPU clock. Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers (see Figure 6-1).

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

The instruction set consists of the original 51 instructions with three formats and seven address modes and additional instructions for the expanded address range. Each instruction can operate on word and byte data.

Program Counter	PC/R0
Stack Pointer	SP/R1
Status Register	SR/CG1/R2
Constant Generator	CG2/R3
General-Purpose Register	R4
General-Purpose Register	R5
General-Purpose Register	R6
General-Purpose Register	R7
General-Purpose Register	R8
General-Purpose Register	R9
General-Purpose Register	R10
General-Purpose Register	R11
General-Purpose Register	R12
General-Purpose Register	R13
General-Purpose Register	R14
General-Purpose Register	R15

Figure 6-1. Integrated CPU Registers



6.2 Instruction Set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 6-1 lists examples of the three types of instruction formats. Table 6-2 lists the address modes.

Table 6-1. Instruction Word Formats

INSTRUCTION FORMAT	EXAMPLE	OPERATION
Dual operands, source-destination	ADD R4,R5	$R4 + R5 \rightarrow R5$
Single operands, destination only	CALL R8	$PC \rightarrow (TOS), R8 \rightarrow PC$
Relative jump, unconditional or conditional	JNE	Jump-on-equal bit = 0

Table 6-2. Address Mode Descriptions

ADDRESS MODE	S ⁽¹⁾	D	SYNTAX	EXAMPLE	OPERATION
Register	1	~	MOV Rs,Rd	MOV R10,R11	$R10 \rightarrow R11$
Indexed	1	~	MOV X(Rn),Y(Rm)	MOV 2(R5),6(R6)	$M(2{+}R5) \rightarrow M(6{+}R6)$
Symbolic (PC relative)	1	1	MOV EDE,TONI		$M(EDE) \to M(TONI)$
Absolute	1	~	MOV &MEM,&TCDAT		$M(MEM) \rightarrow M(TCDAT)$
Indirect	1		MOV @Rn,Y(Rm)	MOV @R10,Tab(R6)	$M(R10) \rightarrow M(Tab+R6)$
Indirect autoincrement	1		MOV @Rn+,Rm	MOV @R10+,R11	$\begin{array}{c} M(R10) \rightarrow R11 \\ R10 + 2 \rightarrow R10 \end{array}$
Immediate	1		MOV #X,TONI	MOV #45,TONI	$#45 \rightarrow M(TONI)$

(1) S =source, D =destination

6.3 Operating Modes

These microcontrollers have one active mode and five software-selectable low-power modes of operation. An interrupt event can wake the device from any of the low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

Software can configure the following operating modes:

- Active mode (AM)
 - All clocks are active
- Low-power mode 0 (LPM0)
 - CPU is disabled
 - ACLK and SMCLK remain active, MCLK is disabled
- Low-power mode 1 (LPM1)
 - CPU is disabled
 - ACLK and SMCLK remain active, MCLK is disabled
 - DC generator of the DCO is disabled if DCO not used in active mode
- Low-power mode 2 (LPM2)
 - CPU is disabled
 - MCLK and SMCLK are disabled
 - DC generator of the DCO remains enabled
 - ACLK remains active
- Low-power mode 3 (LPM3)
 - CPU is disabled
 - MCLK and SMCLK are disabled
 - DC generator of the DCO is disabled
 - ACLK remains active
- Low-power mode 4 (LPM4)
 - CPU is disabled
 - ACLK is disabled
 - MCLK and SMCLK are disabled
 - DC generator of the DCO is disabled
 - Crystal oscillator is stopped



6.4 Interrupt Vector Addresses

The interrupt vectors and the power-up starting address are in the address range 0FFFFh to 0FFC0h (see Table 6-3). The vector contains the 16-bit address of the appropriate interrupt handler instruction sequence.

If the reset vector (at address 0FFFEh) contains 0FFFFh (for example, if the flash is not programmed), the CPU goes into LPM4 immediately after power-up.

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power up External reset Watchdog Timer+ Flash key violation PC out of range ⁽¹⁾	PORIFG RSTIFG WDTIFG KEYV ⁽²⁾	Reset	0FFFEh	31, highest
NMI Oscillator fault Flash memory access violation	NMIIFG OFIFG ACCVIFG ⁽²⁾	(non)-maskable ⁽³⁾ (non)-maskable (non)-maskable	0FFFCh	30
Timer1_A3	TACCR0 CCIFG ⁽⁴⁾	maskable	0FFFAh	29
Timer1_A3	TACCR2 TACCR1 CCIFG, TAIFG ⁽²⁾⁽⁴⁾	maskable	0FFF8h	28
			0FFF6h	27
Watchdog Timer+	WDTIFG	maskable	0FFF4h	26
Timer0_A3	TACCR0 CCIFG ⁽⁴⁾	maskable	0FFF2h	25
Timer0_A3	TACCR2 TACCR1 CCIFG, TAIFG	maskable	0FFF0h	24
USCI_A0, USCI_B0 receive USCI_B0 I ² C status	UCA0RXIFG, UCB0RXIFG ⁽²⁾⁽⁵⁾	maskable	0FFEEh	23
USCI_A0, USCI_B0 transmit USCI_B0 I ² C receive or transmit	UCA0TXIFG, UCB0TXIFG ⁽²⁾⁽⁶⁾	maskable	0FFECh	22
ADC10 (MSP430G2x33 only)	ADC10IFG ⁽⁴⁾	maskable	0FFEAh	21
			0FFE8h	20
I/O Port P2 (up to eight flags)	P2IFG.0 to P2IFG.7 ⁽²⁾⁽⁴⁾	maskable	0FFE6h	19
I/O Port P1 (up to eight flags)	P1IFG.0 to P1IFG.7 ⁽²⁾⁽⁴⁾	maskable	0FFE4h	18
			0FFE2h	17
			0FFE0h	16
See ⁽⁷⁾			0FFDEh	15
See ⁽⁸⁾			0FFDEh to 0FFC0h	14 to 0, lowest

Table 6-3. Interrupt Sources, Flags, and Vectors

(1) A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0h to 01FFh) or from within unused address ranges.

Multiple source flags (2)

(non)-maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot. (3)

(4)

Interrupt flags are in the module. In SPI mode: UCB0RXIFG. In I²C mode: UCALIFG, UCNACKIFG, ICSTTIFG, UCSTPIFG. In UART or SPI mode: UCB0TXIFG. In I²C mode: UCB0RXIFG, UCB0TXIFG. (5)

(6)

This location is used as bootloader security key (BSLSKEY). A 0xAA55 at this location disables the BSL completely. A zero (0h) (7)disables the erasure of the flash if an invalid password is supplied.

The interrupt vectors at addresses 0FFDEh to 0FFC0h are not used in this device and can be used for regular program code if (8) necessary.

6.5 Special Function Registers (SFRs)

Most interrupt and module enable bits are collected into the lowest address space. Special function register bits not allocated to a functional purpose are not physically present in the device. Simple software access is provided with this arrangement.

Legend

rwBit can be read and written.rw-0, rw-1Bit can be read and written. It is reset or set by PUC.rw-(0), rw-(1)Bit can be read and written. It is reset or set by POR.SFR bit is not present in device.

Figure 6-2. Interrupt Enable Register 1 (Address = 00h)

7	6	5	4	3	2	1	0
		ACCVIE	NMIIE			OFIE	WDTIE
		rw-0	rw-0			rw-0	rw-0

Table 6-4. Interrupt Enable Register 1 Description

Bit	Field	Туре	Reset	Description		
5	ACCVIE	RW	0h	Flash access violation interrupt enable		
4	NMIIE	RW	0h	(Non)maskable interrupt enable		
1	OFIE	RW	0h	Oscillator fault interrupt enable		
0	WDTIE	RW	0h	Watchdog Timer interrupt enable. Inactive if watchdog mode is selected. Active if Watchdog Timer is configured in interval timer mode.		

Figure 6-3. Interrupt Enable Register 2 (Address = 01h)

7	6	5	4	3	2	1	0
				UCB0TXIE	UCB0RXIE	UCA0TXIE	UCA0RXIE
				rw-0	rw-0	rw-0	rw-0

Table 6-5. Interrupt Enable Register 2 Description

Bit	Field	Туре	Reset	Description
3	UCB0TXIE	RW	0h	USCI_B0 transmit interrupt enable
2	UCB0RXIE	RW	0h	USCI_B0 receive interrupt enable
1	UCA0TXIE	RW	0h	USCI_A0 transmit interrupt enable
0	UCA0RXIE	RW	0h	USCI_A0 receive interrupt enable

Figure 6-4. Interrupt Flag Register 1 (Address = 02h)

7	6	5	4	3	2	1	0
			NMIIFG	RSTIFG	PORIFG	OFIFG	WDTIFG
			rw-0	rw-(0)	rw-(1)	rw-1	rw-(0)

Table 6-6. Interrupt Flag Register 1 Description

Bit	Field	Туре	Reset	Description
4	NMIIFG	RW	0h	Set by the RST/NMI pin
3	RSTIFG	RW	0h	External reset interrupt flag. Set on a reset condition at $\overline{\text{RST}}/\text{NMI}$ pin in reset mode. Reset on V_{CC} power-up.
2	PORIFG	RW	1h	Power-On Reset interrupt flag. Set on V_{CC} power-up.
1	OFIFG	RW	1h	Flag set on oscillator fault.
0	WDTIFG	RW	0h	Set on watchdog timer overflow (in watchdog mode) or security key violation. Reset on V_{CC} power-on or a reset condition at the \overline{RST}/NMI pin in reset mode.

40 Detailed Description

Copyright © 2011–2016, Texas Instruments Incorporated

Submit Documentation Feedback Product Folder Links: MSP430G2533 MSP430G2433 MSP430G2333 MSP430G2233 MSP430G2403 MSP430G2303 MSP430G2203



Figure 6-5. Interrupt Flag Register 2 (Address = 03h)

7	6	5	4	3	2	1	0
				UCB0TXIFG	UCB0RXIFG	UCA0TXIFG	UCA0RXIFG
				rw-1	rw-0	rw-1	rw-0

Table 6-7. Interrupt Flag Register 2 Description

Bit	Field	Туре	Reset	Description
3	UCB0TXIFG	RW	0h	USCI_B0 transmit interrupt flag
2	UCB0RXIFG	RW	1h	USCI_B0 receive interrupt flag
1	UCA0TXIFG	RW	1h	USCI_A0 transmit interrupt flag
0	UCA0RXIFG	RW	0h	USCI_A0 receive interrupt flag

6.6 Memory Organization

Table 6-8 summarizes the memory map.

		MSP430G2233 MSP430G2203	MSP430G2333 MSP430G2303	MSP430G2433 MSP430G2403	MSP430G2533
Memory	Size	2KB	4KB	8KB	16KB
Main: interrupt vector	Flash	FFFFh to FFC0h	FFFFh to FFC0h	FFFFh to FFC0h	FFFFh to FFC0h
Main: code memory	Flash	FFFFh to F800h	FFFFh to F000h	FFFFh to E000h	FFFFh to C000h
Information memory	Size	256 byte	256 byte	256 byte	256 byte
	Flash	010FFh to 01000h	010FFh to 01000h	010FFh to 01000h	010FFh to 01000h
RAM	Size	256 byte	256 byte	512 byte	512 byte
		02FFh to 0200h	02FFh to 0200h	03FFh to 0200h	03FFh to 0200h
Peripherals	16-bit	01FFh to 0100h	01FFh to 0100h	01FFh to 0100h	01FFh to 0100h
	8-bit	0FFh to 010h	0FFh to 010h	0FFh to 010h	0FFh to 010h
	8-bit SFR	0Fh to 00h	0Fh to 00h	0Fh to 00h	0Fh to 00h

Table 6-8. Memory Organization

6.7 Bootloader (BSL)

The MSP430 BSL enables users to program the flash memory or RAM using a UART serial interface. Access to the MSP430 memory through the BSL is protected by user-defined password. For complete description of the features of the BSL and its implementation, see the *MSP430 Programming With the Bootloader User's Guide* (SLAU319). Table 6-9 lists the BSL function pins.

Table 6-9. BSL Function Pins

BSL FUNCTION	20-PIN PW PACKAGE 20-PIN N PACKAGE	28-PIN PW PACKAGE	32-PIN RHB PACKAGE
Data transmit	3 - P1.1	3 - P1.1	1 - P1.1
Data receive	7 - P1.5	7 - P1.5	5 - P1.5

6.8 Flash Memory

The flash memory can be programmed through the Spy-Bi-Wire/JTAG port or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 64 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually or as a group with segments 0 to n. Segments A to D are also called *information memory*.
- Segment A contains calibration data. After reset segment A is protected against programming and erasing. It can be unlocked but care should be taken not to erase this segment if the device-specific calibration data is required.

6.9 Peripherals

Peripherals are connected to the CPU through data, address, and control buses. The peripherals can be managed using all instructions. For complete module descriptions, see the *MSP430x2xx Family User's Guide* (SLAU144).

6.9.1 Oscillator and System Clock

The clock system is supported by the basic clock module that includes support for a 32768-Hz watch crystal oscillator, an internal very-low-power low-frequency oscillator and an internal digitally controlled oscillator (DCO). The basic clock module is designed to meet the requirements of both low system cost and low power consumption. The internal DCO provides a fast turnon clock source and stabilizes in less than 1 μ s. The basic clock module provides the following clock signals:

- Auxiliary clock (ACLK), sourced either from a 32768-Hz watch crystal or the internal LF oscillator.
- Main clock (MCLK), the system clock used by the CPU.
- Sub-Main clock (SMCLK), the subsystem clock used by the peripheral modules.

The DCO settings to calibrate the DCO output frequency are stored in the information memory segment A.

6.9.2 Calibration Data Stored in Information Memory Segment A

Calibration data is stored for both the DCO and for ADC10 organized in a tag-length-value structure (see Table 6-10 and Table 6-11).

NAME	ADDRESS	VALUE	DESCRIPTION
TAG_DCO_30	0x10F6	0x01	DCO frequency calibration at V_{CC} = 3 V and T_A = 30°C
TAG_ADC10_1	0x10DA	0x10	ADC10_1 calibration tag
TAG_EMPTY	_	0xFE	Identifier for empty memory areas

Table 6-10. Tags Used by the ADC Calibration Tags

Table 6-11. Labels Used by the ADC Calibration Tags

LABEL	ADDRESS OFFSET	SIZE	CONDITION AT CALIBRATION
CAL_ADC_25T85	0x0010	word	INCHx = 1010b, REF2_5 = 1, T _A = 85°C
CAL_ADC_25T30	0x000E	word	INCHx = 1010b, REF2_5 = 1, T _A = 30°C
CAL_ADC_25VREF_FACTOR	0x000C	word	REF2_5 = 1, $T_A = 30^{\circ}C$, $I_{VREF_+} = 1 \text{ mA}$
CAL_ADC_15T85	0x000A	word	INCHx = 1010b, REF2_5 = 0, T _A = 85°C
CAL_ADC_15T30	0x0008	word	INCHx = 1010b, REF2_5 = 0, T _A = 30°C
CAL_ADC_15VREF_FACTOR	0x0006	word	REF2_5 = 0, T_A = 30°C, I_{VREF+} = 0.5 mA
CAL_ADC_OFFSET	0x0004	word	External VREF = 1.5 V, f _{ADC10CLK} = 5 MHz
CAL_ADC_GAIN_FACTOR	0x0002	word	External VREF = 1.5 V, f _{ADC10CLK} = 5 MHz
CAL_BC1_1MHZ	0x0009	byte	-
CAL_DCO_1MHZ	0x0008	byte	_
CAL_BC1_8MHZ	0x0007	byte	-
CAL_DCO_8MHZ	0x0006	byte	-
CAL_BC1_12MHZ	0x0005	byte	-
CAL_DCO_12MHZ	0x0004	byte	_
CAL_BC1_16MHZ	0x0003	byte	_
CAL_DCO_16MHZ	0x0002	byte	-

6.9.3 Brownout

The brownout circuit is implemented to provide the proper internal reset signal to the device during power on and power off.

6.9.4 Digital I/O

Up to three 8-bit I/O ports are implemented:

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt condition (port P1 and port P2 only) is possible.
- Edge-selectable interrupt input capability for all bits of port P1 and port P2 (if available).
- · Read/write access to port-control registers is supported by all instructions.
- Each I/O has an individually programmable pullup or pulldown resistor.
- Each I/O has an individually programmable pin oscillator enable bit to enable low-cost capacitive touch detection.

6.9.5 WDT+ Watchdog Timer

The primary function of the watchdog timer (WDT+) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be disabled or configured as an interval timer and can generate interrupts at selected time intervals.

6.9.6 Timer_A3 (TA0, TA1)

Timer_A3 and Timer1_A3 are 16-bit timers/counters with three capture/compare registers. Timer_A3 can support multiple capture/compares, PWM outputs, and interval timing (see Table 6-12 and Table 6-13). Timer_A3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

INPU	JT PIN NUMI	BER	DEVICE	MODULE	MODULE	MODULE	OUTI	PUT PIN NUM	IBER	
PW20, N20	PW28	RHB32	INPUT SIGNAL	INPUT NAME	BLOCK	OUTPUT SIGNAL	PW20, N20	PW28	RHB32	
P1.0-2	P1.0-2	P1.0-31	TACLK	TACLK						
			ACLK	ACLK	T :	NIA				
			SMCLK	SMCLK	Timer	NA				
PinOsc	PinOsc	PinOsc	TACLK	INCLK						
P1.1-3	P1.1-3	P1.1-1	TA0.0	CCI0A		0000 74		P1.1-3	P1.1-3	P1.1-1
			ACLK	CCI0B				0000	0000 7	TAO
			V _{SS}	GND	CCR0	TA0	-	P3.4-15	P3.4-14	
			V _{CC}	V _{CC}						
P1.2-4	P1.2-4	P1.2-2	TA0.1	CCI1A			P1.2-4	P1.2-4	P1.2-2	
			CAOUT	CCI1B	CCR1	T A 4	P1.6-14	P1.6-22	P1.6-21	
			V _{SS}	GND	GND	TA1	P2.6-19	P2.6-27	P2.6-26	
			V _{CC}	V _{CC}			_	P3.5-19	P3.5-18	
-	P3.0-9	P3.0-7	TA0.2	CCI2A			_	P3.0-9	P3.0-7	
PinOsc	PinOsc	PinOsc	TA0.2	CCI2B		-	P3.6-20	P3.6-19		
			V _{SS}	GND	CCR2	TA2				
			V _{CC}	V _{CC}						

Table 6-12. Timer0_A3 Signal Connections

INP	UT PIN NUME	BER	DEVICE	MODULE	MODULE	MODULE	OUTF	PUT PIN NUM	IBER	
PW20, N20	PW28	RHB32	INPUT SIGNAL	INPUT NAME	BLOCK	OUTPUT SIGNAL	PW20, N20	PW28	RHB32	
_	P3.7-21	P3.7-20	TACLK	TACLK						
			ACLK	ACLK	Time e v	NIA				
			SMCLK	SMCLK	Timer	NA				
_	P3.7-21	P3.7-20	TACLK	INCLK						
P2.0-8	P2.0-10	P2.0-9	TA1.0	CCI0A	CCR0			P2.0-8	P2.0-10	P2.0-9
P2.3-11	P2.3-16	P2.3-12	TA1.0	CCI0B			TA0	P2.3-11	P2.3-16	P2.3-15
			V _{SS}	GND	CCRU	TAU		P3.1-8	P3.1-6	
			V _{CC}	V _{CC}						
P2.1-9	P2.1-11	P2.1-10	TA1.1	CCI1A			P2.1-9	P2.1-11	P2.1-10	
P2.2-10	P2.2-12	P2.2-11	TA1.1	CCI1B			P2.2-10	P2.2-12	P2.2-11	
			V _{SS}	GND	CCR1	TA1		P3.2-13	P3.2-12	
			V _{CC}	V _{CC}						
P2.4-12	P2.4-17	P2.4-16	TA1.2	CCI2A			P2.4-12	P2.4-17	P2.4-16	
P2.5-13	P2.5-18	P2.5-17	TA1.2	CCI2B	0000	TAO	P2.5-13	P2.5-18	P2.5-17	
			V _{SS}	GND	CCR2	2 TA2		P3.3-14	P3.3-13	
			V _{CC}	V _{CC}						

Table 6-13. Timer1_A3 Signal Connections

6.9.7 Universal Serial Communications Interface (USCI)

The USCI module is used for serial data communication. The USCI module supports synchronous communication protocols such as SPI (3-pin or 4-pin) and I²C, and asynchronous communication protocols such as UART, enhanced UART with automatic baud rate detection (LIN), and IrDA. Not all packages support the USCI functionality.

USCI_A0 provides support for SPI (3-pin or 4-pin), UART, enhanced UART, and IrDA.

USCI_B0 provides support for SPI (3-pin or 4-pin) and I^2C .

6.9.8 ADC10 (MSP430G2x33 Only)

The ADC10 module supports fast 10-bit analog-to-digital conversions. The module implements a 10-bit SAR core, sample select control, reference generator, and data transfer controller (DTC) for automatic conversion result handling, allowing ADC samples to be converted and stored without any CPU intervention.

6.9.9 Peripheral File Map

Table 6-14 lists the registers that support word access. Table 6-15 that support byte access.

MODULE	REGISTER DESCRIPTION	ACRONYM	OFFSET
	ADC data transfer start address	ADC10SA	1BCh
ADC10 (MCD420C2v22 ank)	ADC memory	ADC10MEM	1B4h
ADC10 (MSP430G2x33 only)	ADC control register 1	ADC10CTL1	1B2h
	ADC control register 0	ADC10CTL0	1B0h
	Capture/compare register	TA1CCR2	0196h
	Capture/compare register	TA1CCR1	0194h
	Capture/compare register	TA1CCR0	0192h
	Timer_A register	TA1R	0190h
Timer1_A3	Capture/compare control	TA1CCTL2	0186h
	Capture/compare control	TA1CCTL1	0184h
	Capture/compare control	TA1CCTL0	0182h
	Timer_A control	TA1CTL	0180h
	Timer_A interrupt vector	TA1IV	011Eh
	Capture/compare register	TA0CCR2	0176h
	Capture/compare register	TA0CCR1	0174h
	Capture/compare register	TA0CCR0	0172h
	Timer_A register	TAOR	0170h
Timer0_A3	Capture/compare control	TA0CCTL2	0166h
	Capture/compare control	TA0CCTL1	0164h
	Capture/compare control	TA0CCTL0	0162h
	Timer_A control	TA0CTL	0160h
	Timer_A interrupt vector	TA0IV	012Eh
	Flash control 3	FCTL3	012Ch
Flash Memory	Flash control 2	FCTL2	012Ah
	Flash control 1	FCTL1	0128h
Watchdog Timer+	Watchdog timer control	WDTCTL	0120h

Table 6-14. Peripherals With Word Access

Table 6-15. Peripherals With Byte Access

MODULE	REGISTER DESCRIPTION	ACRONYM	OFFSET
	USCI_B0 transmit buffer	UCB0TXBUF	06Fh
	USCI_B0 receive buffer	UCB0RXBUF	06Eh
	USCI_B0 status	UCB0STAT	06Dh
	USCI B0 I ² C Interrupt enable	UCB0CIE	06Ch
	USCI_B0 bit rate control 1	UCB0BR1	06Bh
USCI_B0	USCI_B0 bit rate control 0	UCB0BR0	06Ah
	USCI_B0 control 1	UCB0CTL1	069h
	USCI_B0 control 0	UCB0CTL0	068h
	USCI_B0 I ² C slave address	UCB0SA	011Ah
	USCI_B0 I ² C own address	UCB0OA	0118h

46 Detailed Description



MODULE	REGISTER DESCRIPTION	ACRONYM	OFFSET
	USCI_A0 transmit buffer	UCA0TXBUF	067h
	USCI_A0 receive buffer	UCA0RXBUF	066h
	USCI_A0 status	UCA0STAT	065h
	USCI_A0 modulation control	UCA0MCTL	064h
	USCI_A0 baud rate control 1	UCA0BR1	063h
SCI_A0	USCI_A0 baud rate control 0	UCA0BR0	062h
	USCI_A0 control 1	UCA0CTL1	061h
	USCI_A0 control 0	UCA0CTL0	060h
	USCI_A0 IrDA receive control	UCA0IRRCTL	05Fh
	USCI_A0 IrDA transmit control	UCA0IRTCTL	05Eh
	USCI_A0 auto baud rate control	UCA0ABCTL	05Dh
	ADC analog enable 0	ADC10AE0	04Ah
	ADC analog enable 1	ADC10AE1	04Bh
DC10 (MSP430G2x33 only)	ADC data transfer control register 1	ADC10DTC1	049h
	ADC data transfer control register 0	ADC10DTC0	048h
	Basic clock system control 3	BCSCTL3	053h
	Basic clock system control 2	BCSCTL2	058h
Basic Clock System+	Basic clock system control 1	BCSCTL1	057h
	DCO clock frequency control	DCOCTL	056h
	Port P3 selection 2. pin	P3SEL2	043h
	Port P3 resistor enable	P3REN	010h
ort P3	Port P3 selection	P3SEL	01Bh
28-pin PW and 32-pin RHB only)	Port P3 direction	P3DIR	01Ah
, , , , , , , , , , , , , , , , , , ,	Port P3 output	P3OUT	019h
	Port P3 input	P3IN	018h
	Port P2 selection 2	P2SEL2	042h
	Port P2 resistor enable	P2REN	02Fh
	Port P2 selection	P2SEL	02Eh
	Port P2 interrupt enable	P2IE	02Dh
ort P2	Port P2 interrupt edge select	P2IES	02Ch
	Port P2 interrupt flag	P2IFG	02Bh
	Port P2 direction	P2DIR	02Ah
	Port P2 output	P2OUT	029h
	Port P2 input	P2IN	028h
	Port P1 selection 2	P1SEL2	041h
	Port P1 resistor enable	P1REN	027h
	Port P1 selection	P1SEL	026h
	Port P1 interrupt enable	P1IE	025h
ort P1	Port P1 interrupt edge select	P1IES	024h
	Port P1 interrupt flag	P1IFG	023h
	Port P1 direction	P1DIR	022h
	Port P1 output	P1OUT	021h
	Port P1 input	P1IN	020h
	SFR interrupt flag 2	IFG2	003h
	SFR interrupt flag 1	IFG1	002h
pecial Function	SFR interrupt enable 2	IE2	001h
	SFR interrupt enable 1	IE1	000h


Table 6-15. Peripherals With Byte Access (continued)

Copyright © 2011–2016, Texas Instruments Incorporated

6.10 I/O Port Diagrams

6.10.1 Port P1 Pin Diagram: P1.0 to P1.2, Input/Output With Schmitt Trigger

Figure 6-6 shows the port diagram. Table 6-16 summarizes the selection of the pin functions.



* Note: MSP430G2x33 devices only. MSP430G2x03 devices have no ADC10.

Figure 6-6. Port P1 (P1.0 to P1.2) Diagram

48 Detailed Description

Copyright © 2011–2016, Texas Instruments Incorporated



Table 6-16. Port P1 (P1.0 to P1.2) Pin Functions


				CONTROL BITS	OR SIGNALS ⁽¹)	
PIN NAME (P1.x)	x	FUNCTION	P1DIR.x	P1SEL.x	P1SEL2.x	ADC10AE.x (INCH.y = 1) ⁽²⁾	
P1.0/		P1.x (I/O)	I: 0; O: 1	0	0	0	
TA0CLK/		TA0.TACLK	0	1	0	0	
ACLK/	0	ACLK	1	1	0	0	
A0 ⁽²⁾ /		A0	Х	Х	х	1 (y = 0)	
Pin Osc		Capacitive sensing	Х	0	1	0	
P1.1/		P1.x (I/O)	I: 0; O: 1	0	0	0	
TA0.0/		TA0.0	1	1	0	0	
			TA0.CCI0A	0	1	0	0
UCA0RXD/	1	UCA0RXD	from USCI	1	1	0	
UCA0SOMI/		UCA0SOMI	from USCI	1	1	0	
A1 ⁽²⁾ /		A1	Х	Х	Х	1 (y = 1)	
Pin Osc		Capacitive sensing	Х	0	1	0	
P1.2/		P1.x (I/O)	I: 0; O: 1	0	0	0	
TA0.1/		TA0.1	1	1	0	0	
		TA0.CCI1A	0	1	0	0	
UCA0TXD/	2	UCA0TXD	from USCI	1	1	0	
UCA0SIMO/		UCA0SIMO	from USCI	1	1	0	
A2 ⁽²⁾ /		A2	Х	Х	Х	1 (y = 2)	
Pin Osc		Capacitive sensing	Х	0	1	0	

(1) X = don't care

(2) MSP430G2x33 devices only

6.10.2 Port P1 Pin Diagram: P1.3, Input/Output With Schmitt Trigger

Figure 6-7 shows the port diagram. Table 6-17 summarizes the selection of the pin functions.



* Note: MSP430G2x33 devices only. MSP430G2x03 devices have no ADC10.

Figure 6-7. Port P1 (P1.3) Diagram

Copyright © 2011–2016, Texas Instruments Incorporated



MSP430G2533, MSP430G2433, MSP430G2333, MSP430G2233 MSP430G2403, MSP430G2303, MSP430G2203 SLAS734G - APRIL 2011 - REVISED APRIL 2016

Table 6-17. Port P1 (P1.3) Pin Functions


PIN NAME				CONTROL BITS OR SIGNALS ⁽¹⁾				
(P1.x)	x	FUNCTION	P1DIR.x	P1SEL.x	P1SEL2.x	ADC10AE.x $(INCH.y = 1)^{(2)}$		
P1.3/		P1.x (I/O)	I: 0; O: 1	0	0	0		
ADC10CLK ⁽²⁾ /		ADC10CLK	1	1	0	0		
A3 ⁽²⁾ /	0	A3	Х	Х	Х	1 (y = 3)		
VREF- ⁽²⁾ /	3	VREF-	Х	Х	Х	1		
VEREF- ⁽²⁾ /		VEREF-	Х	Х	Х	1		
Pin Osc		Capacitive sensing	Х	0	1	0		

(1) X = don't care
(2) MSP430G2x33 devices only

Copyright © 2011–2016, Texas Instruments Incorporated

6.10.3 Port P1 Pin Diagram: P1.4, Input/Output With Schmitt Trigger

Figure 6-8 shows the port diagram. Table 6-18 summarizes the selection of the pin functions.



* Note: MSP430G2x33 devices only. MSP430G2x03 devices have no ADC10.

Figure 6-8. Port P1 (P1.4) Diagram



MSP430G2533, MSP430G2433, MSP430G2333, MSP430G2233 MSP430G2403, MSP430G2303, MSP430G2203

www.ti.com

SLAS734G - APRIL 2011 - REVISED APRIL 2016

Table 6-18. Port P1 (P1.4) Pin Functions

				CONTR	OL BITS OR SIG	iNALS ⁽¹⁾			
PIN NAME (P1.x)	x	FUNCTION	P1DIR.x	P1SEL.x	P1SEL2.x	ADC10AE.x (INCH.y = 1) ⁽²⁾	JTAG Mode		
P1.4/		P1.x (I/O)	I: 0; O: 1	0	0	0	0		
SMCLK/		SMCLK	1	1	0	0	0		
UCB0STE/				UCB0STE ⁽³⁾⁽⁴⁾	from USCI	1	1	0	0
UCA0CLK/		UCA0CLK ⁽³⁾⁽⁴⁾	from USCI	1	1	0	0		
VREF+ ⁽²⁾ /	4	VREF+	Х	Х	Х	1	0		
VEREF+ ⁽²⁾ /		VEREF+	Х	Х	Х	1	0		
A4 ⁽²⁾ /		A4	Х	Х	Х	1 (y = 4)	0		
TCK/		ТСК	Х	Х	Х	0	1		
Pin Osc		Capacitive sensing	Х	0	1	0	0		

(1) X = don't care
(2) MSP430G2x33 devices only

The pin direction is controlled by the USCI module.

(2) (3) (4) UCA0CLK function takes precedence over UCB0STE function. If the pin is required as UCA0CLK input or output, USCI_B0 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.

6.10.4 Port P1 Pin Diagram: P1.5 to P1.7, Input/Output With Schmitt Trigger

Figure 6-9 shows the port diagram. Table 6-19 summarizes the selection of the pin functions.




Figure 6-9. Port P1 (P1.5 to P1.7) Diagram

Submit Documentation Feedback Product Folder Links: MSP430G2533 MSP430G2433 MSP430G2333 MSP430G2233 MSP430G2403 MSP430G2303 MSP430G2203



			CONTROL BITS OR SIGNALS ⁽¹⁾						
PIN NAME (P1.x)	x	FUNCTION	P1DIR.x	P1SEL.x	P1SEL2.x	ADC10AE.x (INCH.y = 1) ⁽²⁾	JTAG Mode		
P1.5/		P1.x (I/O)	I: 0; O: 1	0	0	0	0		
TA0.0/		TA0.0	1	1	0	0	0		
UCB0CLK/		UCB0CLK ⁽³⁾⁽⁴⁾	from USCI	1	1	0	0		
UCA0STE/	5	UCA0STE ⁽³⁾⁽⁴⁾	from USCI	1	1	0	0		
A5 ⁽²⁾ /		A5	Х	Х	Х	1 (y = 5)	0		
TMS		TMS	Х	Х	Х	0	1		
Pin Osc		Capacitive sensing	Х	0	1	0	0		
P1.6/		P1.x (I/O)	I: 0; O: 1	0	0	0	0		
TA0.1/		TA0.1	1	1	0	0	0		
UCB0SOMI/		UCB0SOMI	from USCI	1	1	0	0		
UCB0SCL/	6	UCB0SCL	from USCI	1	1	0	0		
A6 ⁽²⁾ /		A6	Х	Х	Х	1 (y = 6)	0		
TDI/TCLK/		TDI/TCLK	Х	Х	Х	0	1		
Pin Osc		Capacitive sensing	Х	0	1	0	0		
P1.7/		P1.x (I/O)	I: 0; O: 1	0	0	0	0		
UCB0SIMO/		UCB0SIMO	from USCI	1	1	0	0		
UCB0SDA/	7	UCB0SDA	from USCI	1	1	0	0		
A7 ⁽²⁾ /	7	A7	Х	Х	Х	1 (y = 7)	0		
TDO/TDI/		TDO/TDI	Х	Х	х	0	1		

Table 6-19. Port P1 (P1.5 to P1.7) Pin Functions

X = don't care (1)

Pin Osc

MSP430G2x33 devices only (2)

(3)

Capacitive sensing

The pin direction is controlled by the USCI module. UCB0CLK function takes precedence over UCA0STE function. If the pin is required as UCB0CLK input or output, USCI_A0 is forced to 3-wire SPI mode if 4-wire SPI mode is selected. (4)

0

1

0

Х

0

6.10.5 Port P2 Pin Diagram: P2.0 to P2.5, Input/Output With Schmitt Trigger

Figure 6-10 shows the port diagram. Table 6-20 summarizes the selection of the pin functions.




Figure 6-10. Port P2 (P2.0 to P2.5) Diagram



PIN NAME		FUNCTION	CONTRO	CONTROL BITS OR SIGNALS ⁽¹⁾			
(P2.x)	x	FUNCTION	P2DIR.x	P2SEL.x	P2SEL2.x		
P2.0/		P2.x (I/O)	l: 0; O: 1	0	0		
TA1.0/	0	Timer1_A3.CCI0A	0	1	0		
	0	Timer1_A3.TA0	1	1	0		
Pin Osc		Capacitive sensing	Х	0	1		
P2.1/		P2.x (I/O)	l: 0; O: 1	0	0		
TA1.1/	1	Timer1_A3.CCI1A	0	1	0		
	1	Timer1_A3.TA1	1	1	0		
Pin Osc		Capacitive sensing	Х	0	1		
P2.2/		P2.x (I/O)	l: 0; 0: 1	0	0		
TA1.1/	2	Timer1_A3.CCI1B	0	1	0		
	2	Timer1_A3.TA1	1	1	0		
Pin Osc		Capacitive sensing	Х	0	1		
P2.3/		P2.x (I/O)	l: 0; O: 1	0	0		
TA1.0/	3	Timer1_A3.CCI0B	0	1	0		
	3	Timer1_A3.TA0	1	1	0		
Pin Osc		Capacitive sensing	Х	0	1		
P2.4/		P2.x (I/O)	l: 0; O: 1	0	0		
TA1.2/	4	Timer1_A3.CCI2A	0	1	0		
	4	Timer1_A3.TA2	1	1	0		
Pin Osc		Capacitive sensing	Х	0	1		
P2.5/		P2.x (I/O)	l: 0; O: 1	0	0		
TA1.2/	5	Timer1_A3.CCI2B	0	1	0		
	5	Timer1_A3.TA2	1	1	0		
Pin Osc		Capacitive sensing	Х	0	1		

Table 6-20. Port P2 (P2.0 to P2.5) Pin Functions

(1) X = don't care

6.10.6 Port P2 Pin Diagram: P2.6, Input/Output With Schmitt Trigger

Figure 6-11 shows the port diagram. Table 6-21 summarizes the selection of the pin functions.




Figure 6-11. Port P2 (P2.6) Diagram



MSP430G2533, MSP430G2433, MSP430G2333, MSP430G2233 MSP430G2403, MSP430G2303, MSP430G2203 SLAS734G - APRIL 2011 - REVISED APRIL 2016

www.ti.com

Table 6-21. Port P2 (P2.6) Pin Functions

PIN NAME (P2.x)	x		CONTROL BITS OR SIGNALS ⁽¹⁾			
		FUNCTION	P2DIR.x	P2SEL.6 P2SEL.7	P2SEL2.6 P2SEL2.7	
XIN		XIN	0	1 1	0 0	
P2.6	0	P2.x (I/O)	l: 0; O: 1	0 X	0 0	
TA0.1	6	Timer0_A3.TA1	1	1 0	0 0	
Pin Osc		Capacitive sensing	х	0 X	1 X	

(1) X = don't care

Copyright © 2011–2016, Texas Instruments Incorporated

6.10.7 Port P2 Pin Diagram: P2.7, Input/Output With Schmitt Trigger

Figure 6-12 shows the port diagram. Table 6-22 summarizes the selection of the pin functions.




Figure 6-12. Port P2 (P2.7) Diagram



MSP430G2533, MSP430G2433, MSP430G2333, MSP430G2233 MSP430G2403, MSP430G2303, MSP430G2203 SLAS734G - APRIL 2011 - REVISED APRIL 2016

www.ti.com

Table 6-22. Port P2 (P2.7) Pin Functions

PIN NAME (P2.x)	x		CONTROL BITS OR SIGNALS ⁽¹⁾			
		FUNCTION	P2DIR.x	P2SEL.6 P2SEL.7	P2SEL2.6 P2SEL2.7	
XOUT/		XOUT	1	1 1	0 0	
P2.7/	7	P2.x (I/O)	l: 0; O: 1	0 X	0 0	
Pin Osc		Capacitive sensing	Х	0 X	1 X	

(1) X = don't care

6.10.8 Port P3 Pin Diagram: P3.0 to P3.7, Input/Output With Schmitt Trigger (RHB and PW28 Package Only)

Figure 6-13 shows the port diagram. Table 6-23 summarizes the selection of the pin functions.




Figure 6-13. Port P3 (P3.0 to P3.7) Diagram (RHB and PW28 Package Only)



PIN NAME		FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾			
(P3.x)	x	FUNCTION	P3DIR.x	P3SEL.x	P3SEL2.x	
P3.0/		P3.x (I/O)	I: 0; O: 1	0	0	
TA0.2/	0	Timer0_A3.CCI2A	0	1	0	
	0	Timer0_A3.TA2	1	1	0	
Pin Osc		Capacitive sensing	Х	0	1	
P3.1/		P3.x (I/O)	I: 0; O: 1	0	0	
TA1.0/	1	Timer1_A3.TA0	1	1	0	
Pin Osc		Capacitive sensing	Х	0	1	
P3.2/		P3.x (I/O)	l: 0; O: 1	0	0	
TA1.1/	2	Timer1_A3.TA1	1	1	0	
Pin Osc		Capacitive sensing	Х	0	1	
P3.3/		P3.x (I/O)	l: 0; O: 1	0	0	
TA1.2/	3	Timer1_A3.TA2	1	1	0	
Pin Osc		Capacitive sensing	Х	0	1	
P3.4/		P3.x (I/O)	l: 0; O: 1	0	0	
TA0.0/	4	Timer0_A3.TA0	1	1	0	
Pin Osc		Capacitive sensing	Х	0	1	
P3.5/		P3.x (I/O)	l: 0; O: 1	0	0	
TA0.1/	5	Timer0_A3.TA1	1	1	0	
Pin Osc		Capacitive sensing	Х	0	1	
P3.6/		P3.x (I/O)	I: 0; O: 1	0	0	
TA0.2/	6	Timer0_A3.TA2	1	1	0	
Pin Osc		Capacitive sensing	Х	0	1	
P3.7/		P3.x (I/O)	l: 0; O: 1	0	0	
TA1CLK/	7	Timer1_A3.TACLK	0	1	0	
Pin Osc		Capacitive sensing	Х	0	1	

Table 6-23. Port P3 (P3.0 to P3.7) Pin Functions (RHB and PW28 Package Only)

(1) X = don't care

7 Device and Documentation Support

7.1 Getting Started and Next Steps

For more information on the MSP430[™] family of devices and the tools and libraries that are available to help with your development, visit the Getting Started page.

7.2 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all MSP430 MCU devices and support tools. Each MSP430 MCU commercial family member has one of three prefixes: MSP, PMS, or XMS (for example, MSP430F5438A). TI recommends two of three possible prefix designators for its support tools: MSP and MSPX. These prefixes represent evolutionary stages of product development from engineering prototypes (with XMS for devices and MSPX for tools) through fully gualified production devices and tools (with MSP for devices and MSP for tools).

Device development evolutionary flow:

XMS – Experimental device that is not necessarily representative of the electrical specifications for the final device

PMS – Final silicon die that conforms to the electrical specifications for the device but has not completed quality and reliability verification

MSP – Fully qualified production device

Support tool development evolutionary flow:

MSPX – Development-support product that has not yet completed TI's internal qualification testing.

MSP - Fully-qualified development-support product

XMS and PMS devices and MSPX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

MSP devices and MSP development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (XMS and PMS) have a greater failure rate than the standard production devices. TI recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, PZP) and temperature range (for example, T). Figure 7-1 provides a legend for reading the complete device name for any family member.



...

www.ti.com

SLAS734G - APRIL 2011 - REVISED APRIL 2016

MSP 430) F 5 438 A	I ZQW T	-EP	
Processor Family			Optional: Additional Features	
MCU Platform		Optional: Tape and Reel		
Device Ty	vpe	Packaging		
	Series	Optional: Temr	perature Range	
		· · · · · · · · · · · · · · · · · · ·		
	Feature Set	Optional: A = Revis	sion	
Processor Family	CC = Embedded F MSP = Mixed-Sigr			
	XMS = Experimen	ntal Silicon		
MCU Platform	PMS = Prototype 430 = MSP430 lov		troller platform	
Device Type	Memory Type		Specialized Application	
	C = ROM F = Flash		AFE = Analog Front End BT = Preprogrammed with <i>Bluetooth</i>	
	FR = FRAM G = Flash or FRAI	M (Value Line)	BQ = Contactless Power CG = ROM Medical	
	L = No Nonvolatile		FE = Flash Energy Meter	
			FG = Flash Medical FW = Flash Electronic Flow Meter	
Series	1 Series = Up to 8 MHz 2 Series = Up to 16 MHz		5 Series = Up to 25 MHz 6 Series = Up to 25 MHz with LCD	
	3 Series = Legacy		0 = Low-Voltage Series	
	4 Series = Up to 1			
Feature Set	Various Levels of	Integration Within	a Series	
Optional: A = Revision	N/A			
Optional: Temperature Range	S = 0°C to 50°C C = 0°C to 70°C			
	I = -40°C to 85°C T = -40°C to 105°			
Packaging	http://www.ti.com/packaging			
Optional: Tape and Reel	T = Small Reel			
	R = Large Reel No Markings = Tu	be or Tray		
Optional: Additional Features	-EP = Enhanced F			
	-HT = Extreme Ter -Q1 = Automotive			

....

Figure 7-1. Device Nomenclature

7.3 Tools and Software

All MSP microcontrollers are supported by a wide variety of software and hardware development tools. Tools are available from TI and various third parties. See them all at MSP Tools.

Table 7-1 lists the debug features of these devices. See the *Code Composer Studio for MSP430 User's Guide* (SLAU157) for details on the available features.

MSP430 ARCHITECTURE	4-WIRE JTAG	2-WIRE JTAG	BREAK- POINTS (N)	RANGE BREAK- POINTS	CLOCK CONTROL	STATE SEQUENCER	TRACE BUFFER	LPMx.5 DEBUGGING SUPPORT
MSP430	Yes	Yes	2	No	Yes	No	No	No

Table 7-1. Hardware Features

Design Kits and Evaluation Modules

- 28-Pin Target Development Board and MSP-FET USB Programmer Bundle for MSP430F2x and MSP430G2x MCUs The MSP-FET430U28A kit includes all of the hardware and software required to quickly begin application development on the MSP430 MCU. This kit includes a ZIF socket target board (MSP-TS430PW28A) that accepts some MSP430 devices in 20- or 28-pin TSSOP packages (TI Package Code: PW). It is also bundled with a USB flash emulation tool (MSP-FET) that interfaces the target board to a PC, allowing developers to program and debug their MSP430 devices through in-system emulation through the JTAG interface or the pin-saving Spy Bi-Wire (2-wire JTAG) protocol.
- MSP430 LaunchPad[™] Value Line Development Kit The MSP-EXP430G2 LaunchPad Development Kit is an easy-to-use microcontroller development board for the low-power and low-cost MSP430G2x MCUs. It has on-board emulation for programming and debugging and features a 14- or 20-pin DIP socket, on-board buttons and LEDs and BoosterPack Plug-in Module pinouts that support a wide range of modules for added functionality such as wireless, displays, and more.
- MSP430 Capacitive Touch BoosterPack[™] Plug-in Module The Capacitive Touch BoosterPack (430BOOST-SENSE1) is a plug-in module for MCU LaunchPad Development Kits. This BoosterPack also includes a preprogrammed MSP430G2452IN20 Value Line device for the MSP-EXP430G2 LaunchPad. Developers can use this BoosterPack as a solution for adding capacitive touch differentiation in many applications such as consumer electronics, point of sales machines, and other devices with a physical button.

Software

- MSP430G2x53, MSP430G2x33, MSP430G2x13, MSP430G2x03 Code Examples C Code examples are available for every MSP device that configures each of the integrated peripherals for various application needs.
- MSPWare[™] Software MSPWare software is a collection of code examples, data sheets, and other design resources for all MSP devices delivered in a convenient package. In addition to providing a complete collection of existing MSP design resources, MSPWare software also includes a high-level API called MSP Driver Library. This library makes it easy to program MSP hardware. MSPWare software is available as a component of CCS or as a stand-alone package.
- MSP Driver Library Driver Library's abstracted API keeps you above the bits and bytes of the MSP430 hardware by providing easy-to-use function calls. Thorough documentation is delivered through a helpful API Guide, which includes details on each function call and the recognized parameters. Developers can use Driver Library functions to write complete projects with minimal overhead.

Copyright © 2011–2016, Texas Instruments Incorporated

66

Device and Documentation Support

ISTRUMENTS

- Capacitive Touch Software Library Free C libraries for enabling capacitive touch capabilities on MSP430 MCUs and MSP432 MCUs. The MSP430 MCU version of the library features several capacitive touch implementations including the RO and RC method.
- MSP EnergyTrace[™] Technology EnergyTrace technology for MSP430 microcontrollers is an energybased code analysis tool that measures and displays the application's energy profile and helps to optimize it for ultra-low-power consumption.
- ULP (Ultra-Low Power) Advisor ULP Advisor[™] software is a tool for guiding developers to write more efficient code to fully utilize the unique ultra-low power features of MSP and MSP432 microcontrollers. Aimed at both experienced and new microcontroller developers, ULP Advisor checks your code against a thorough ULP checklist to squeeze every last nano amp out of your application. At build time, ULP Advisor will provide notifications and remarks to highlight areas of your code that can be further optimized for lower power.
- IEC60730 Software Package The IEC60730 MSP430 software package was developed to be useful in assisting customers in complying with IEC 60730-1:2010 (Automatic Electrical Controls for Household and Similar Use Part 1: General Requirements) for up to Class B products, which includes home appliances, arc detectors, power converters, power tools, e-bikes, and many others. The IEC60730 MSP430 software package can be embedded in customer applications running on MSP430s to help simplify the customer's certification efforts of functional safety-compliant consumer devices to IEC 60730-1:2010 Class B.
- **Fixed-Point Math Library for MSP** The MSP IQmath and Qmath Libraries are a collection of highly optimized and high-precision mathematical functions for C programmers to seamlessly port a floating-point algorithm into fixed-point code on MSP430 and MSP432 devices. These routines are typically used in computationally intensive real-time applications where optimal execution speed, high accuracy, and ultra-low energy are critical. By using the IQmath and Qmath libraries, it is possible to achieve execution speeds considerably faster and energy consumption considerably lower than equivalent code written using floating-point math.

Development Tools

- Code Composer Studio[™] Integrated Development Environment for MSP Microcontrollers Code Composer Studio is an integrated development environment (IDE) that supports all MSP microcontroller devices. Code Composer Studio comprises a suite of embedded software utilities used to develop and debug embedded applications. It includes an optimizing C/C++ compiler, source code editor, project build environment, debugger, profiler, and many other features. The intuitive IDE provides a single user interface taking you through each step of the application development flow. Familiar utilities and interfaces allow users to get started faster than ever before. Code Composer Studio combines the advantages of the Eclipse software framework with advanced embedded debug capabilities from TI resulting in a compelling feature-rich development environment for embedded developers. When using CCS with an MSP MCU, a unique and powerful set of plugins and embedded software utilities are made available to fully leverage the MSP microcontroller.
- Grace Graphical Peripheral Configuration Tool Enable and configure ADCs, DACs, timers, clocks, serial communication interfaces, and more, by interacting with buttons, drop-down menus, and text fields. Navigate through the MSP430 MCUs highly integrated peripheral set with ease.
- MSP Flasher Command Line Programmer MSP Flasher is an open-source shell-based interface for programming MSP microcontrollers through a FET programmer or eZ430 using JTAG or Spy-Bi-Wire (SBW) communication. MSP Flasher can download binary files (.txt or .hex) files directly to the MSP microcontroller without an IDE.

Copyright © 2011–2016, Texas Instruments Incorporated

Device and Documentation Support 67

Submit Documentation Feedback Product Folder Links: MSP430G2533 MSP430G2433 MSP430G2333 MSP430G2233 MSP430G2403 MSP430G2303 MSP430G2203 MSP MCU Programmer and Debugger The MSP-FET is a powerful emulation development tool – often called a debug probe – which allows users to quickly begin application development on MSP low-power microcontrollers (MCU). Creating MCU software usually requires downloading the resulting binary program to the MSP device for validation and debugging. The MSP-FET provides a debug communication pathway between a host computer and the target MSP. Furthermore, the MSP-FET also provides a Backchannel UART connection between the computer's USB interface and the MSP UART. This affords the MSP programmer a convenient method for communicating serially between the MSP and a terminal running on the computer. It also supports loading programs (often called firmware) to the MSP target using the BSL (bootloader) through the UART and I²C communication protocols.

MSP-GANG Production Programmer The MSP Gang Programmer is an MSP430 or MSP432 device programmer that can program up to eight identical MSP430 or MSP432 Flash or FRAM devices at the same time. The MSP Gang Programmer connects to a host PC using a standard RS-232 or USB connection and provides flexible programming options that allow the user to fully customize the process. The MSP Gang Programmer is provided with an expansion board, called the Gang Splitter, that implements the interconnections between the MSP Gang Programmer and multiple target devices. Eight cables are provided that connect the expansion board to eight target devices (through JTAG or Spy-Bi-Wire connectors). The programming can be done with a PC or as a stand-alone device. A PC-side graphical user interface is also available and is DLL-based.

7.4 Documentation Support

The following documents describe the MSP430G2x33 and MSP430G2x03 devices. Copies of these documents are available on the Internet at www.ti.com.

Receiving Notification of Document Updates

To receive notification of documentation updates—including silicon errata—go to the product folder for your device on ti.com (for example, MSP430G2533). In the upper right corner, click the "Alert me" button. This registers you to receive a weekly digest of product information that has changed (if any). For change details, check the revision history of any revised document.

Errata

- MSP430G2533 Device Erratasheet Describes the known exceptions to the functional specifications for the MSP430G2533 device.
- MSP430G2433 Device Erratasheet Describes the known exceptions to the functional specifications for the MSP430G2433 device.
- MSP430G2333 Device Erratasheet Describes the known exceptions to the functional specifications for the MSP430G2333 device.
- MSP430G2233 Device Erratasheet Describes the known exceptions to the functional specifications for the MSP430G2233 device.
- MSP430G2403 Device Erratasheet Describes the known exceptions to the functional specifications for the MSP430G2403 device.
- MSP430G2303 Device Erratasheet Describes the known exceptions to the functional specifications for the MSP430G2303 device.
- MSP430G2203 Device Erratasheet Describes the known exceptions to the functional specifications for the MSP430G2203 device.

68

Device and Documentation Support



User's Guides

- MSP430x2xx Family User's Guide Detailed information on the modules and peripherals available in this device family.
- Code Composer Studio v6.1 for MSP430 User's Guide This manual describes the use of TI Code Composer Studio IDE v6.1 (CCS v6.1) with the MSP430 ultra-low-power microcontrollers. This document applies only for the Windows version of the Code Composer Studio IDE. The Linux version is similar and, therefore, is not described separately.
- IAR Embedded Workbench Version 3+ for MSP430 User's Guide This manual describes the use of IAR Embedded Workbench (EW430) with the MSP430 ultra-low-power microcontrollers.
- MSP430 Programming With the Bootloader (BSL) The MSP430 bootloader (BSL, formerly known as the bootstrap loader) allows users to communicate with embedded memory in the MSP430 microcontroller during the prototyping phase, final production, and in service. Both the programmable memory (flash memory) and the data memory (RAM) can be modified as required. Do not confuse the bootloader with the bootstrap loader programs found in some digital signal processors (DSPs) that automatically load program code (and data) from external memory to the internal memory of the DSP.
- MSP430 Programming Via the JTAG Interface This document describes the functions that are required to erase, program, and verify the memory module of the MSP430 flash-based and FRAM-based microcontroller families using the JTAG communication port. In addition, it describes how to program the JTAG access security fuse that is available on all MSP430 devices. This document describes device access using both the standard 4-wire JTAG interface and the 2-wire JTAG interface, which is also referred to as Spy-Bi-Wire (SBW).
- MSP430 Hardware Tools User's Guide This manual describes the hardware of the TI MSP-FET430 Flash Emulation Tool (FET). The FET is the program development tool for the MSP430 ultralow-power microcontroller. Both available interface types, the parallel port interface and the USB interface, are described.

Application Reports

- MSP430 32-kHz Crystal Oscillators Selection of the right crystal, correct load circuit, and proper board layout are important for a stable crystal oscillator. This application report summarizes crystal oscillator function and explains the parameters to select the correct crystal for MSP430 ultralow-power operation. In addition, hints and examples for correct board layout are given. The document also contains detailed information on the possible oscillator tests to ensure stable oscillator operation in mass production.
- MSP430 System-Level ESD Considerations System-Level ESD has become increasingly demanding with silicon technology scaling towards lower voltages and the need for designing costeffective and ultra-low-power components. This application report addresses three different ESD topics to help board designers and OEMs understand and design robust system-level designs: (1) Component-level ESD testing and system-level ESD testing, their differences and why component-level ESD rating does not ensure system-level robustness. (2) General design guidelines for system-level ESD protection at different levels including enclosures, cables, PCB layout, and on-board ESD protection devices. (3) Introduction to System Efficient ESD Design (SEED), a co-design methodology of on-board and on-chip ESD protection to achieve system-level ESD robustness, with example simulations and test results. A few real-world system-level ESD protection design examples and their results are also discussed.

- General Oversampling of MSP ADCs for Higher Resolution Multiple MSP ultra-low-power microcontrollers offer analog-to-digital converters (ADCs) to convert physical quantities into digital numbers, a function that is widely used across numerous applications. There are times, however, when a customer design demands a higher resolution than the ADC of the selected MSP can offer. This application report, which is based on the previously-published Oversampling the ADC12 for Higher Resolution (SLAA323), therefore describes how an oversampling method can be incorporated to increase ADC resolution past the currently available number of bits.
- **Capacitive Touch Hardware Design Guide** Capacitive touch detection is sometimes considered more art than science. This often results in multiple design iterations before the optimum performance is achieved. There are, however, good design practices for circuit layout and principles of materials that need to be understood to keep the number of iterations to a minimum. This design guide describes a process for creating and designing capacitive touch solutions, starting with the schematic, working through the mechanicals, and finally designing the electrodes for the application.
- Capacitive Touch Sensing, MSP430 Slider and Wheel Tuning Guide This application report provides guidelines on how to tune capacitive touch sliders and wheels running on the MSP430[™] microcontrollers. It identifies the hardware and software parameters as well as explains the steps used in tuning sliders and wheels. The slider and wheel tuning is based on the APIs defined in the Capacitive Touch Sense Library (CAPSENSELIBRARY).
- Capacitive Touch Sensing, MSP430 Button Gate Time Optimization and Tuning Guide MSP430[™] microcontroller based capacitive touch buttons can offer increased performance when properly optimized and tuned for their specific application. Performance benefits that result from button optimization can include, but are not limited to, decreased power consumption, improved response time, and the ability to grow a design to include more buttons. This application report provides the reader with a starting point for button design at the system and software level.

7.5 Related Links

Table 7-2 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
MSP430G2533	Click here	Click here	Click here	Click here	Click here
MSP430G2433	Click here	Click here	Click here	Click here	Click here
MSP430G2333	Click here	Click here	Click here	Click here	Click here
MSP430G2233	Click here	Click here	Click here	Click here	Click here
MSP430G2403	Click here	Click here	Click here	Click here	Click here
MSP430G2303	Click here	Click here	Click here	Click here	Click here
MSP430G2203	Click here	Click here	Click here	Click here	Click here

Table 7-2. Related Links



7.6 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Community

TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas, and help solve problems with fellow engineers.

TI Embedded Processors Wiki

Texas Instruments Embedded Processors Wiki. Established to help developers get started with embedded processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.

7.7 Trademarks

MSP430, LaunchPad, BoosterPack, MSPWare, EnergyTrace, ULP Advisor, Code Composer Studio, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

7.8 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

7.9 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

Device and Documentation Support 71



8 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
MSP430G2203IN20	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	M430G2203	Samples
MSP430G2203IPW20	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2203	Samples
MSP430G2203IPW20R	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2203	Samples
MSP430G2203IPW28	ACTIVE	TSSOP	PW	28	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2203	Samples
MSP430G2203IPW28R	ACTIVE	TSSOP	PW	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2203	Samples
MSP430G2203IRHB32R	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MSP430 G2203	Samples
MSP430G2233IN20	ACTIVE	PDIP	Ν	20	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	M430G2233	Samples
MSP430G2233IPW20	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2233	Samples
MSP430G2233IPW20R	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2233	Samples
MSP430G2233IPW28	ACTIVE	TSSOP	PW	28	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2233	Samples
MSP430G2233IPW28R	ACTIVE	TSSOP	PW	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2233	Samples
MSP430G2233IRHB32R	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MSP430 G2233	Samples
MSP430G2233IRHB32T	ACTIVE	VQFN	RHB	32	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MSP430 G2233	Samples
MSP430G2303IPW20	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2303	Samples
MSP430G2303IPW20R	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2303	Samples
MSP430G2303IPW28	ACTIVE	TSSOP	PW	28	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2303	Samples
MSP430G2303IPW28R	ACTIVE	TSSOP	PW	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2303	Samples
MSP430G2303IRHB32R	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MSP430 G2303	Samples
MSP430G2303IRHB32T	ACTIVE	VQFN	RHB	32	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MSP430 G2303	Samples



Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
MSP430G2333IN20	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	M430G2333	Samples
MSP430G2333IPW20	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2333	Sample
MSP430G2333IPW20R	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2333	Sample
MSP430G2333IPW28	ACTIVE	TSSOP	PW	28	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2333	Sample
MSP430G2333IPW28R	ACTIVE	TSSOP	PW	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2333	Sample
MSP430G2333IRHB32R	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MSP430 G2333	Sample
MSP430G2333IRHB32T	ACTIVE	VQFN	RHB	32	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MSP430 G2333	Sample
MSP430G2403IN20	ACTIVE	PDIP	Ν	20	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	M430G2403	Sample
MSP430G2403IPW20	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2403	Sample
MSP430G2403IPW20R	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2403	Sample
MSP430G2403IPW28	ACTIVE	TSSOP	PW	28	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2403	Sample
MSP430G2403IPW28R	ACTIVE	TSSOP	PW	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2403	Sample
MSP430G2403IRHB32R	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MSP430 G2403	Sample
MSP430G2403IRHB32T	ACTIVE	VQFN	RHB	32	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MSP430 G2403	Samples
MSP430G2433IN20	ACTIVE	PDIP	Ν	20	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	M430G2433	Sample
MSP430G2433IPW20	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2433	Sample
MSP430G2433IPW20R	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2433	Sample
MSP430G2433IPW28	ACTIVE	TSSOP	PW	28	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2433	Sample
MSP430G2433IPW28R	ACTIVE	TSSOP	PW	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2433	Sample
MSP430G2433IRHB32R	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MSP430 G2433	Sample

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
MSP430G2433IRHB32T	ACTIVE	VQFN	RHB	32	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MSP430 G2433	Samples
MSP430G2533IN20	ACTIVE	PDIP	Ν	20	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	M430G2533	Samples
MSP430G2533IPW20	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2533	Samples
MSP430G2533IPW20R	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2533	Samples
MSP430G2533IPW28	ACTIVE	TSSOP	PW	28	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2533	Samples
MSP430G2533IPW28R	ACTIVE	TSSOP	PW	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	430G2533	Samples
MSP430G2533IRHB32R	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MSP430 G2533	Samples
MSP430G2533IRHB32T	ACTIVE	VQFN	RHB	32	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	MSP430 G2533	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

24-Sep-2021

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter	Reel Width	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
					(mm)	W1 (mm)						
MSP430G2203IPW20R	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
MSP430G2203IPW28R	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
MSP430G2203IRHB32R	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSP430G2233IPW20R	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
MSP430G2233IPW28R	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
MSP430G2233IRHB32R	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSP430G2233IRHB32T	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSP430G2303IPW20R	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
MSP430G2303IRHB32R	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSP430G2303IRHB32T	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSP430G2333IPW20R	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
MSP430G2333IRHB32R	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSP430G2333IRHB32T	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSP430G2403IPW20R	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
MSP430G2403IPW28R	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
MSP430G2403IRHB32R	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION




www.ti.com

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MSP430G2403IRHB32T	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSP430G2433IPW28R	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
MSP430G2433IRHB32T	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSP430G2533IPW28R	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
MSP430G2533IRHB32R	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
MSP430G2533IRHB32T	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2



PACKAGE MATERIALS INFORMATION



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MSP430G2203IPW20R	TSSOP	PW	20	2000	356.0	356.0	35.0
MSP430G2203IPW28R	TSSOP	PW	28	2000	356.0	356.0	35.0
MSP430G2203IRHB32R	VQFN	RHB	32	3000	367.0	367.0	35.0
MSP430G2233IPW20R	TSSOP	PW	20	2000	356.0	356.0	35.0
MSP430G2233IPW28R	TSSOP	PW	28	2000	356.0	356.0	35.0
MSP430G2233IRHB32R	VQFN	RHB	32	3000	367.0	367.0	35.0
MSP430G2233IRHB32T	VQFN	RHB	32	250	210.0	185.0	35.0
MSP430G2303IPW20R	TSSOP	PW	20	2000	356.0	356.0	35.0
MSP430G2303IRHB32R	VQFN	RHB	32	3000	367.0	367.0	35.0
MSP430G2303IRHB32T	VQFN	RHB	32	250	210.0	185.0	35.0
MSP430G2333IPW20R	TSSOP	PW	20	2000	356.0	356.0	35.0
MSP430G2333IRHB32R	VQFN	RHB	32	3000	367.0	367.0	35.0
MSP430G2333IRHB32T	VQFN	RHB	32	250	210.0	185.0	35.0
MSP430G2403IPW20R	TSSOP	PW	20	2000	350.0	350.0	43.0
MSP430G2403IPW28R	TSSOP	PW	28	2000	356.0	356.0	35.0
MSP430G2403IRHB32R	VQFN	RHB	32	3000	367.0	367.0	35.0
MSP430G2403IRHB32T	VQFN	RHB	32	250	210.0	185.0	35.0
MSP430G2433IPW28R	TSSOP	PW	28	2000	356.0	356.0	35.0




Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MSP430G2433IRHB32T	VQFN	RHB	32	250	210.0	185.0	35.0
MSP430G2533IPW28R	TSSOP	PW	28	2000	356.0	356.0	35.0
MSP430G2533IRHB32R	VQFN	RHB	32	3000	367.0	367.0	35.0
MSP430G2533IRHB32T	VQFN	RHB	32	250	210.0	185.0	35.0

TEXAS INSTRUMENTS

www.ti.com

28-Sep-2023

TUBE



- B - Alignment groove width

*All dimensions are nomina	
----------------------------	--

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
MSP430G2203IN20	N	PDIP	20	20	506	13.97	11230	4.32
MSP430G2203IPW20	PW	TSSOP	20	70	530	10.2	3600	3.5
MSP430G2203IPW20	PW	TSSOP	20	70	530	10.2	3600	3.5
MSP430G2203IPW28	PW	TSSOP	28	50	530	10.2	3600	3.5
MSP430G2203IPW28	PW	TSSOP	28	50	530	10.2	3600	3.5
MSP430G2233IN20	N	PDIP	20	20	506	13.97	11230	4.32
MSP430G2233IPW20	PW	TSSOP	20	70	530	10.2	3600	3.5
MSP430G2233IPW20	PW	TSSOP	20	70	530	10.2	3600	3.5
MSP430G2233IPW28	PW	TSSOP	28	50	530	10.2	3600	3.5
MSP430G2233IPW28	PW	TSSOP	28	50	530	10.2	3600	3.5
MSP430G2303IPW20	PW	TSSOP	20	70	530	10.2	3600	3.5
MSP430G2303IPW20	PW	TSSOP	20	70	530	10.2	3600	3.5
MSP430G2303IPW28	PW	TSSOP	28	50	530	10.2	3600	3.5
MSP430G2303IPW28	PW	TSSOP	28	50	530	10.2	3600	3.5
MSP430G2333IN20	N	PDIP	20	20	506	13.97	11230	4.32
MSP430G2333IPW20	PW	TSSOP	20	70	530	10.2	3600	3.5
MSP430G2333IPW20	PW	TSSOP	20	70	530	10.2	3600	3.5
MSP430G2333IPW28	PW	TSSOP	28	50	530	10.2	3600	3.5
MSP430G2333IPW28	PW	TSSOP	28	50	530	10.2	3600	3.5
MSP430G2403IN20	N	PDIP	20	20	506	13.97	11230	4.32
MSP430G2403IPW20	PW	TSSOP	20	70	530	10.2	3600	3.5
MSP430G2403IPW20	PW	TSSOP	20	70	530	10.2	3600	3.5
MSP430G2403IPW28	PW	TSSOP	28	50	530	10.2	3600	3.5
MSP430G2403IPW28	PW	TSSOP	28	50	530	10.2	3600	3.5
MSP430G2433IN20	N	PDIP	20	20	506	13.97	11230	4.32
MSP430G2433IPW20	PW	TSSOP	20	70	530	10.2	3600	3.5
MSP430G2433IPW20	PW	TSSOP	20	70	530	10.2	3600	3.5
MSP430G2433IPW28	PW	TSSOP	28	50	530	10.2	3600	3.5
MSP430G2433IPW28	PW	TSSOP	28	50	530	10.2	3600	3.5

PACKAGE MATERIALS INFORMATION



www.ti.com

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
MSP430G2533IN20	N	PDIP	20	20	506	13.97	11230	4.32
MSP430G2533IPW20	PW	TSSOP	20	70	530	10.2	3600	3.5
MSP430G2533IPW20	PW	TSSOP	20	70	530	10.2	3600	3.5
MSP430G2533IPW28	PW	TSSOP	28	50	530	10.2	3600	3.5
MSP430G2533IPW28	PW	TSSOP	28	50	530	10.2	3600	3.5

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



PW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 B. This drawing is subject to change without notice.


Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



LAND PATTERN DATA



NOTES: All linear dimensions are in millimeters. Α.

- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.

E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.




PW0020A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.




PW0020A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0020A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.




RHB 32

5 x 5, 0.5 mm pitch

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




RHB0032E



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




RHB0032E

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




RHB0032E

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated