| ANALOG
| DEVICES 3 MSPS, 12-/10-/8-Bit ADCs in 6-Lead TSOT

Data Sheet **[AD7276](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[/AD7277/](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[AD7278](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf)**

FEATURES

Throughput rate: 3 MSPS Specified for V_{DD} of 2.35 V to 3.6 V **Power consumption 12.6 mW at 3 MSPS with 3 V supplies Wide input bandwidth 70 dB SNR at 1 MHz input frequency Flexible power/serial clock speed management No pipeline delays High speed serial interface SPI-/QSPI™-/MICROWIRE™-/DSP compatible Temperature range: −40°C to +125°C Power-down mode: 0.1 µA typical 6-lead TSOT package 8-lead MSOP package [AD7476 a](http://www.analog.com/AD7476?doc=ad7276_7277_7278.pdf)n[d AD7476A p](http://www.analog.com/AD7476A?doc=ad7276_7277_7278.pdf)in compatible**

GENERAL DESCRIPTION

The [AD7276/](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[AD7277/](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[AD7278 a](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf)re 12-/10-/8-bit, high speed, low power, successive approximation analog-to-digital converters (ADCs), respectively. The parts operate from a single 2.35 V to 3.6 V power supply and feature throughput rates of up to 3 MSPS. The parts contain a low noise, wide bandwidth trackand-hold amplifier that can handle input frequencies in excess of 55 MHz.

The conversion process and data acquisition are controlled using CS and the serial clock, allowing the devices to interface with microprocessors or DSPs. The input signal is sampled on the falling edge of \overline{CS} , and the conversion is initiated at this point. There are no pipeline delays associated with the part.

The [AD7276/](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[AD7277/](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[AD7278 u](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf)se advanced design techniques to achieve very low power dissipation at high throughput rates.

The reference for the part is taken internally from VDD. This allows the widest dynamic input range to the ADC; therefore, the analog input range for the part is 0 to VDD. The conversion rate is determined by the SCLK.

FUNCTIONAL BLOCK DIAGRAM

1 Part contains external reference pin.

PRODUCT HIGHLIGHTS

- 1. 3 MSPS ADCs in a 6-lead TSOT package.
- 2. [AD7476/](http://www.analog.com/AD7476?doc=ad7276_7277_7278.pdf)[AD7477/](http://www.analog.com/AD7477?doc=ad7276_7277_7278.pdf)[AD7478 a](http://www.analog.com/AD7478?doc=ad7276_7277_7278.pdf)n[d AD7476A](http://www.analog.com/AD7476A?doc=ad7276_7277_7278.pdf)[/AD7477A/](http://www.analog.com/AD7477A?doc=ad7276_7277_7278.pdf) [AD7478A p](http://www.analog.com/AD7478A?doc=ad7276_7277_7278.pdf)in compatible.
- 3. High throughput with low power consumption.
- 4. Flexible power/serial clock speed management. This allows maximum power efficiency at low throughput rates.
- 5. Reference derived from the power supply.
- No pipeline delay. The parts feature a standard successive approximation ADC with accurate control of the sampling instant via a \overline{CS} input and once-off conversion control.

Rev. E [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD7276_7277_7278.pdf&product=AD7276%20AD7277%20AD7278&rev=E)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

REVISION HISTORY

7/2015—Rev. C to Rev. D

5/2011—Rev. B to Rev. C

11/2009—Rev. A to Rev. B

10/2005—Rev. 0 to Rev. A

7/2005—Revision 0: Initial Version

SPECIFICATIONS

[AD7276 S](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)PECIFICATIONS

 V_{DD} = 2.35 V to 3.6 V, B Grade and A Gra[de:](#page-3-0) f_{SCLK} = 48 MHz, f_{SAMPLE} = 3 MSPS, Y Grade:¹ f_{SCLK} = 16 MHz, f_{SAMPLE} = 1 MSPS, T_A = T_{MIN} to $T_{\rm MAX}$ unless otherwise noted.

Table 2.

¹ Y grade specifications are guaranteed by characterization.
² Temperature range from -40° C to +125°C.
³ Typical specifications are tested with V₀₀ = 3 V and at 25°C.
⁴ See th[e Terminology s](#page-14-0)ection.
⁶ See

[AD7277 S](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)PECIFICATIONS

 $V_{\text{DD}} = 2.35$ V to 3.6 V, $f_{\text{SCLK}} = 48$ MHz, $f_{\text{SAMPLE}} = 3$ MSPS, $T_A = T_{\text{MIN}}$ to T_{MAX} , unless otherwise noted.

Table 3.

¹ Temperature range from −40°C to +125°C.
³ Typical specifications are tested with V_{DD} = 3 V and at 25°C.
³ See th[e Terminology s](#page-14-0)ection.
⁵ See th[e Power vs. Throughput Rate s](#page-20-0)ection.

L.

[AD7278 S](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf)PECIFICATIONS

 $V_{\text{DD}} = 2.35$ V to 3.6 V, $f_{\text{SCLK}} = 48$ MHz, $f_{\text{SAMPLE}} = 3$ MSPS, $T_A = T_{\text{MIN}}$ to T_{MAX} , unless otherwise noted.

Table 4.

1 Temperature range from −40°C to +125°C.
² Typical specifications are tested with V_{DD} = 3 V and at 25°C.

³ See th[e Terminology s](#page-14-0)ection.

4 Guaranteed by characterization.

⁵ See th[e Power vs. Throughput Rate s](#page-20-0)ection.

TIMING SPECIFICATIONS[—AD7276/](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[AD7277/](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[AD7278](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf)

 V_{DD} = 2.35 V to 3.6 V, T_A = T_{MIN} to T_{MAX} , unless otherwise noted.¹

Table 5.

¹ Sample tested during initial release to ensure compliance. All timing specifications given are with a 10 pF load capacitance. With a load capacitance greater than this value, a digital buffer or latch must be used.

 2 Guaranteed by characterization. All input signals are specified with tr = tf = 2 ns (10% to 90% of V $_{\rm DD}$) and timed from a voltage level of 1.6 V.

³ Mark/space ratio for the SCLK input is 40/60 to 60/40.

4 Minimum fSCLK at which specifications are guaranteed.

⁵ The time required for the output to cross the V_{IH} or V_{IL} voltage.

6 See th[e Power-Up Times s](#page-18-0)ection.

Data Sheet **AD7276/AD7277/AD7278**

Figure 2. Access Time After SCLK Falling Edge

Figure 3. Hold Time After SCLK Falling Edge

TIMING EXAMPLES

For th[e AD7276,](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf) if \overline{CS} is brought high during the 14th SCLK rising edge after the two leading zeros and 12 bits of the conversion have been provided, the part can achieve the fastest throughput rate, 3 MSPS. If \overline{CS} is brought high during the 16th SCLK rising edge after the two leading zeros and 12 bits of the conversion and two trailing zeros have been provided, a throughput rate of 2.97 MSPS is achievable. This is illustrated in the following two timing examples.

Timing Example 1

I[n Figure 6,](#page-9-1) using a 14 SCLK cycle, $f_{\text{SCLK}} = 48$ MHz and the throughput is 3 MSPS. This produces a cycle time of t_2 + $12.5(1/f_{SCLK}) + t_{ACQ} = 333$ ns, where $t₂ = 6$ ns minimum and $t_{ACQ} = 67$ ns.

This satisfies the requirement of 60 ns for t_{ACQ} [. Figure 6](#page-9-1) also shows that t_{ACQ} comprises $0.5(1/f_{SCLK}) + t_8 + t_{QUIET}$, where $t_8 = 14$ ns max. This allows a value of 43 ns for t_{QUIET}, satisfying the minimum requirement of 4 ns.

Timing Example 2

The example i[n Figure 7](#page-9-2) uses a 16 SCLK cycle, $f_{SCLK} = 48$ MHz, and the throughput is 2.97 MSPS. This produces a cycle time of t_2 + 12.5(1/f_{SCLK}) + t_{ACQ} = 336 ns, where t_2 = 6 ns minimum and t_{ACQ} = 70 ns[. Figure 7](#page-9-2) shows that t_{ACQ} comprises $2.5(1/f_{SCLK}) + t_8 +$ t_{QUIET}, where $t_8 = 14$ ns max. This satisfies the minimum requirement of 4 ns for t_{QUIET}.

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 6.

¹ Transient currents of up to 100 mA cause SCR latch-up.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

Figure 8. 6-Lead TSOT Pin Configuration

Table 7. Pin Function Descriptions

Figure 9. 8-Lead MSOP Pin Configuration

PERFORMANCE CHARACTERISTICS

 $T_A = 25$ °C, unless otherwise noted.

Figure 10[. AD7276 D](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)ynamic Performance at 3 MSPS, Input Tone = 1 MHz

Figure 11[. AD7277 D](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)ynamic Performance at 3 MSPS, Input Tone = 1 MHz

Figure 13[. AD7276 S](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)NR vs. Analog Input Frequency at 3 MSPS for Various Supply Voltages, SCLK Frequency = 48 MHz

Figure 15. THD vs. Analog Input Frequency at 3 MSPS for Various Supply Voltages, SCLK Frequency = 48 MHz

Figure 17[. AD7276 I](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)NL Performance

Figure 18[. AD7276 D](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)NL Performance

TERMINOLOGY

Integral Nonlinearity

The maximum deviation from a straight line passing through the endpoints of the ADC transfer function. For th[e AD7276/](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf) [AD7277/](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[AD7278,](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf) the endpoints of the transfer function are zero scale at 0.5 LSB below the first code transition and full scale at 0.5 LSB above the last code transition.

Differential Nonlinearity

The difference between the measured and the ideal 1 LSB change between any two adjacent codes in the ADC.

Offset Error

The deviation of the first code transition (00 . . . 000) to $(00 \ldots 001)$ from the ideal, that is, AGND + 0.5 LSB.

Gain Error

The deviation of the last code transition (111 . . . 110) to (111 . . . 111) from the ideal after adjusting for the offset error, that is, V_{REF} – 1.5 LSB.

Total Unadjusted Error

A comprehensive specification that includes gain, linearity, and offset errors.

Track-and-Hold Acquisition Time

The time required after the conversion for the output of the track-and-hold amplifier to reach its final value within ±0.5 LSB. See the [Serial Interface s](#page-21-0)ection for more details.

Signal-to-Noise + Distortion Ratio (SINAD)

The measured ratio of signal to noise plus distortion at the output of the ADC. The signal is the rms amplitude of the fundamental, and noise is the rms sum of all nonfundamental signals up to half the sampling frequency $(f_s/2)$, including harmonics but excluding dc. The ratio is dependent on the number of quantization levels in the digitization process: the more levels, the smaller the quantization noise. For an ideal N-bit converter, the SINAD is defined as

 $SINAD = 6.02 N + 1.76 dB$

According to this equation, the SINAD is 74 dB for a 12-bit converter and 62 dB for a 10-bit converter. However, various error sources in the ADC, including integral and differential nonlinearities and internal ac noise sources, cause the measured SINAD to be less than its theoretical value.

Total Harmonic Distortion (THD)

The ratio of the rms sum of harmonics to the fundamental. It is defined as:

$$
THD (dB) = 20 \log \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2}}{V_1}
$$

where:

 V_1 is the rms amplitude of the fundamental.

 V_2 , V_3 , V_4 , V_5 , and V_6 are the rms amplitudes of the second through sixth harmonics.

Peak Harmonic or Spurious Noise

The ratio of the rms value of the next largest component in the ADC output spectrum (up to $f_s/2$, excluding dc) to the rms value of the fundamental. Normally, the value of this specification is determined by the largest harmonic in the spectrum; however, for ADCs with harmonics buried in the noise floor, it is determined by a noise peak.

Intermodulation Distortion

With inputs consisting of sine waves at two frequencies, fa and fb, any active device with nonlinearities creates distortion products at sum and difference frequencies of mfa \pm nfb, where m and $n = 0, 1, 2, 3, \ldots$ Intermodulation distortion terms are those for which neither m nor n are equal to zero. For example, the second-order terms include $(fa + fb)$ and $(fa - fb)$, and the third-order terms include $(2fa + fb)$, $(2fa - fb)$, $(fa + 2fb)$, and $(fa - 2fb)$.

The [AD7276/](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[AD7277/](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[AD7278 a](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf)re tested using the CCIF standard in which two input frequencies are used (see fa and fb in the specifications). In this case, the second-order terms are usually distanced in frequency from the original sine waves, and the third-order terms are usually at a frequency close to the input frequencies. As a result, the second- and third-order terms are specified separately. The intermodulation distortion is calculated in a similar manner to the THD specification, that is, the ratio of the rms sum of the individual distortion products to the rms amplitude of the sum of the fundamentals expressed in decibels.

Aperture Delay

The measured interval between the leading edge of the sampling clock and the point at which the ADC takes the sample.

Aperture Jitter

The sample-to-sample variation when the sample is taken.

THEORY OF OPERATION **CIRCUIT INFORMATION**

The [AD7276/](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[AD7277/](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[AD7278 a](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf)re fast, micropower, 12-/10-/ 8-bit, single-supply ADCs, respectively. The parts can be operated from a 2.35 V to 3.6 V supply. When operated from a supply voltage within this range, th[e AD7276](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[/AD7277](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[/AD7278](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf) are capable of throughput rates of 3 MSPS when provided with a 48 MHz clock.

The [AD7276/](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[AD7277/](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[AD7278 p](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf)rovide the user with an onchip track-and-hold ADC and a serial interface housed in a tiny 6-lead TSOT or an 8-lead MSOP package, which offers the user considerable space-saving advantages over alternative solutions. The serial clock input accesses data from the part and provides the clock source for the successive approximation ADC. The analog input range is 0 V to V_{DD} . An external reference is not required for the ADC, and there is no reference on-chip. The reference for th[e AD7276](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[/AD7277](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[/AD7278](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf) is derived from the power supply, resulting in the widest dynamic input range.

The [AD7276/](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[AD7277/](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[AD7278 a](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf)lso feature a power-down option to save power between conversions. The power-down feature is implemented across the standard serial interface as described in the [Modes of Operation s](#page-17-0)ection.

CONVERTER OPERATION

The [AD7276/](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[AD7277/](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[AD7278 a](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf)re successive approximation ADCs that are based on a charge redistribution DAC[. Figure 19](#page-15-5) an[d Figure 20](#page-15-6) show simplified schematics of the ADC[. Figure 19](#page-15-5) shows the ADC during its acquisition phase, where SW2 is closed, SW1 is in Position A, the comparator is held in a balanced condition, and the sampling capacitor acquires the signal on V_{IN} .

When the ADC starts a conversion, SW2 opens and SW1 moves to Position B, causing the comparator to become un[balanced \(se](#page-15-6)e Figure 20). The control logic and the charge redistribution DACs are used to add and subtract fixed amounts of charge from the sampling capacitor to bring the comparator back into a balanced condition. When the comparator is rebalanced, the conversion is complete. The control logic generates the ADC output code.

ADC TRANSFER FUNCTION

The output coding of th[e AD7276](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[/AD7277](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[/AD7278](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf) is straight binary. The designed code transitions occur midway between successive integer LSB values, such as 0.5 LSB and 1.5 LSB. The LSB size is $V_{DD}/4,096$ for th[e AD7276,](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf) $V_{DD}/1,024$ for th[e AD7277,](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf) and $V_{DD}/256$ for the $AD7278$. The ideal transfer characteristic for th[e AD7276](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[/AD7277](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[/AD7278](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf) is shown i[n Figure 21.](#page-15-7)

Figure 21[. AD7276/](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[AD7277/](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[AD7278 T](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf)ransfer Characteristics

TYPICAL CONNECTION DIAGRAM

[Figure 22](#page-16-0) shows a typical connection diagram for th[e AD7276/](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf) [AD7277/](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[AD7278.](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf) VREF is taken internally from V_{DD}; therefore, V_{DD} should be decoupled. This provides an analog input range of 0 V to V_{DD} . The conversion result is output in a 16-bit word with two leading zeros followed by the 12-bit, 10-bit, or 8-bit result. The 12-bit result from th[e AD7276](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf) is followed by two trailing zeros; the 10-bit and 8-bit results from th[e AD7277](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf) and [AD7278 a](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf)re followed by four and six trailing zeros, respectively.

Alternatively, because the supply current required by th[e AD7276/](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf) [AD7277/](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[AD7278 i](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf)s so low, a precision reference can be used as the supply source for th[e AD7276](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[/AD7277](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[/AD7278.](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf) [A REF192](http://www.analog.com/ref192?doc=ad7276_7277_7278.pdf) o[r REF193 v](http://www.analog.com/ref193?doc=ad7276_7277_7278.pdf)oltage reference [\(REF193](http://www.analog.com/ref193?doc=ad7276_7277_7278.pdf) for 3 V) can be used to supply the required voltage to the ADC (se[e Figure 22\)](#page-16-0). This configuration is especially useful if the power supply is noisy or the system supply voltage is a value other than 3 V (for example, 5 V or 15 V). Th[e REF192](http://www.analog.com/ref192?doc=ad7276_7277_7278.pdf) o[r REF193](http://www.analog.com/ref193?doc=ad7276_7277_7278.pdf) outputs a steady voltage to the [AD7276/](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[AD7277/](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[AD7278. I](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf)f the low dropout [REF193](http://www.analog.com/ref193?doc=ad7276_7277_7278.pdf) is used, it must supply a current of typically 1 mA to the [AD7276/](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf) [AD7277/](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[AD7278.](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf) When the ADC is converting at a rate of 3 MSPS, the [REF193 m](http://www.analog.com/ref193?doc=ad7276_7277_7278.pdf)ust supply a maximum of 5 mA to the A[D7276/A](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[D7277/](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[AD7278.](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf)

The load regulation of th[e REF193](http://www.analog.com/ref193?doc=ad7276_7277_7278.pdf) is typically 10 ppm/mA [\(REF193,](http://www.analog.com/ref193?doc=ad7276_7277_7278.pdf) $V_s = 5 V$), which results in an error of 50 ppm (150 μ V) for the 5 mA drawn from it. When $V_{DD} = 3$ V from th[e REF193,](http://www.analog.com/ref193?doc=ad7276_7277_7278.pdf) it corresponds to an error of 0.204 LSB, 0.051 LSB, and 0.0128 LSB for th[e AD7276,](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf) [AD7277,](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf) an[d AD7278,](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf) respectively. For applications where power consumption is of concern, use the power-down mode of the ADC and the sleep mode of the [REF193](http://www.analog.com/ref193?doc=ad7276_7277_7278.pdf) reference to improve power performance. See the [Modes of Operation](#page-17-0) section.

Figure 22. REF193 as Power Supply to th[e AD7276/](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[AD7277/](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[AD7278](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf)

[Table 8](#page-16-1) provides typical performance data with various references used as a V_{DD} source with the same setup conditions.

Table 8[. AD7276 P](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)erformance (Various Voltage References IC)

Reference Tied to VDD	SNR Performance, 1 MHz Input
AD780 @ 3V	71.3 dB
AD780 @ 2.5 V	70.1 dB
REF193	70.9 dB

Analog Input

[Figure 23 s](#page-16-2)hows an equivalent circuit of the analog input structure of t[he AD727](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[6/AD7277](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[/AD7278.](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf) The two diodes, D1 and D2, provide ESD protection for the analog inputs. Care must be taken to ensure that the analog input signal never exceeds the supply rails by more than 300 mV. Signals exceeding this value cause these diodes to become forward biased and to start conducting current into the substrate. These diodes can conduct a maximum current of 10 mA without causing irreversible damage to the part. Capacitor C1 i[n Figure 23](#page-16-2) is typically about 4 pF and can primarily be attributed to pin capacitance. Resistor R1 is a lumped component made up of the on resistance of a switch. This resistor is typically about 75 Ω. Capacitor C2 is the ADC sampling capacitor and has a capacitance of 4 pF typically when in hold mode and 32 pF typically when in track mode. For ac applications, removing high frequency components from the analog input signal is recommended by using a bandpass filter on the relevant analog input pin. In applications where the harmonic distortion and signal-to-noise ratio are critical, the analog input should be driven from a low impedance source.

Large source impedances significantly affect the ac performance of these ADCs and can necessitate the use of an input buffer amplifier. Th[e AD8021](http://www.analog.com/ad8021?doc=adum2200_2201.pdf) op amp is compatible with these devices; however, the choice of the op amp is a function of the particular application.

Figure 23. Equivalent Analog Input Circuit

When no amplifier is used to drive the analog input, the source impedance should be limited to a low value. The maximum source impedance depends on the amount of THD that can be tolerated. The THD increases as the source impedance increases and performance degrades. [Figure 16 sh](#page-13-0)ows a graph of the THD vs. the analog input frequency for different source impedances when using a supply voltage of 3 V and sampling at a rate of 3 MSPS.

Digital Inputs

The digital inputs applied to th[e AD7276](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[/AD7277](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[/AD7278](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf) are not limited by the maximum ratings that limit the analog inputs. Instead, the digital inputs applied to th[e AD7276](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[/AD7277/](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf) [AD7278 c](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf)an be 6 V and are not restricted by the V_{DD} + 0.3 V limit of the analog inputs. For example, if the [AD7276/](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[AD7277/](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf) [AD7278 a](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf)re operated with a V_{DD} of 3 V, then 5 V logic levels can be used on the digital inputs. However, it is important to note that the data output on SDATA still has 3 V logic levels when $V_{DD} = 3$ V. Another advantage of SCLK and \overline{CS} not being restricted by the V_{DD} + 0.3 V limit is that power supply sequencing issues are avoided. For example, unlike with the analog inputs, with the digital inputs, if \overline{CS} or SCLK is applied before V_{DD} , there is no risk of latch-up.

MODES OF OPERATION

The mode of operation of th[e AD7276](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[/AD7277](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[/AD7278](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf) is selected by controlling the logic state of the \overline{CS} signal during a conversion. There are three possible modes of operation: normal mode, partial power-down mode, and full power-down mode. The point at which \overline{CS} is pulled high after the conversion has been initiated determines which power-down mode, if any, the device enters. Similarly, if the device is already in power-down mode, \overline{CS} can control whether the device returns to normal operation or remains in power-down mode. These modes of operation are designed to provide flexible power management options, which can be chosen to optimize the power dissipation/ throughput rate ratio for different application requirements.

Normal Mode

This mode is intended for fastest throughput rate performance because the device remains fully powered at all times, eliminating worry about power-up times[. Figure 24](#page-17-1) shows the general diagram o[f AD7276](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[/AD7277](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[/AD7278 o](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf)peration in this mode.

The conversion is initiated on the falling edge of \overline{CS} as described in the [Serial Interface s](#page-21-0)ection. To ensure that the part remains fully powered up at all times, \overline{CS} must remain low until at least 10 SCLK falling edges elapse after the falling edge of $\overline{\text{CS}}$. If $\overline{\text{CS}}$ is brought high after the 10^{th} SCLK falling edge but before the 16^{th} SCLK falling edge, the part remains powered up, but the conversion is terminated and SDATA goes back into three-state.

For th[e AD7276,](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf) a minimum of 14 serial clock cycles are required to complete the conversion and access the complete conversion re[sult. For th](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)e [AD7277 an](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf)d AD7278, a minimum of 12 and 10 serial clock cycles are required to complete the conversion and to access the complete conversion result, respectively.

 $\overline{\text{CS}}$ can idle high until the next conversion or low until $\overline{\text{CS}}$ returns high before the next conversion (effectively idling \overline{CS} low).

Once a data transfer is complete (SDATA has returned to three-state), another conversion can be initiated after the quiet time, t_{QUIET}, has elapsed by bringing \overline{CS} low again.

Partial Power-Down Mode

This mode is intended for use in applications where slower throughput rates are required. An example of this is when either the ADC is powered down between each conversion or a series of conversions is performed at a high throughput rate and then the ADC is powered down for a relatively long duration between these bursts of several conversions. When the [AD7276/](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf) [AD7277/](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[AD7278 a](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf)re in partial power-down mode, all analog circuitry is powered down except the bias-generation circuit.

To enter partial power-down mode, interrupt the conversion process by bringing \overline{CS} high between the second and 10th falling edges of SCLK, as shown i[n Figure 25.](#page-17-2)

Once \overline{CS} is brought high in this window of SCLKs, the part enters partial power-down mode, the conversion that was initiated by the falling edge of \overline{CS} is terminated, and SDATA goes back into three-state. If $\overline{\text{CS}}$ is brought high before the second SCLK falling edge, the part remains in normal mode and does not power down. This prevents accidental power-down due to glitches on the $\overline{\text{CS}}$ line.

Figure 25. Entering Partial Power-Down Mode

To exit this mode of operation and power up th[e AD7276/](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf) [AD7277/](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[AD7278,](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf) users should perform a dummy conversion. On the falling edge of \overline{CS} , the device begins to power up and continues to power up as long as \overline{CS} is held low until after the falling edge of the 10th SCLK. The device is fully powered up once 16 SCLKs elapse; valid data results from the next conversion, as shown i[n Figure 26.](#page-19-0) If \overline{CS} is brought high before the 10th falling edge of SCLK, t[he AD7276](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[/AD7277](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[/AD7278](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf) go into full power-down mode. Therefore, although the device can begin to power up on the falling edge of \overline{CS} , it powers down on the rising edge of \overline{CS} as long as this occurs before the 10th SCLK falling edge.

If the [AD7276/](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[AD7277/](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[AD7278 a](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf)re already in partial powerdown mode and \overline{CS} is brought high before the 10th falling edge of SCLK, the device enters full power-down mode. For more information on the power-up times associated with partial power-down mode in various configurations, see th[e Power-Up](#page-18-0) [Times](#page-18-0) section.

Full Power-Down Mode

This mode is intended for use in applications where throughput rates slower than those in the partial power-down mode are required because power-up from a full power-down takes substantially longer than that from a partial power-down. This mode is suited to applications where a series of conversions performed at a relatively high throughput rate are followed by a long period of inactivity and thus, power down.

When the [AD7276/](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[AD7277/](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[AD7278 a](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf)re in full power-down mode, all analog circuitry is powered down. To enter full powerdown mode, put the device into partial power-down mode by bringing \overline{CS} high between the second and 10th falling edges of SCLK. In the next conversion cycle, interrupt the conversion process in the same way as shown i[n Figure 27](#page-19-1) by bringing \overline{CS} high before the 10th SCLK falling edge. Once \overline{CS} is brought high in this window of SCLKs, the part powers down completely. Note that it is not necessary to complete the 16 SCLKs once $\overline{\text{CS}}$ is brought high to enter either of the power-down modes. Glitch protection is not available when entering full power-down mode.

To exit full power-down mode and to power up th[e AD7276/](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf) [AD7277/](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[AD7278,](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf) users should perform a dummy conversion, similar to when powering up from partial power-down mode. On the falling edge of CS, the device begins to power up and continues to power up as long as \overline{CS} is held low until after the falling edge of the 10^{th} SCLK. The required power-up time must elapse before a conversion can be initiated, as shown in [Figure 28.](#page-19-2) See the [Power-Up Times s](#page-18-0)ection for the power-up times associated with the [AD7276/](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[AD7277/](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[AD7278.](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf)

Power-Up Times

The [AD7276/](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[AD7277/](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[AD7278 h](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf)ave two power-down modes, partial power-down and full power-down, which are described in detail in th[e Modes of Operation](#page-17-0) section. This section deals with the power-up time required when coming out of either of these modes.

To power up from partial power-down mode, one cycle is required. Therefore, with an SCLK frequency of up to 48 MHz, one dummy cycle is sufficient to allow the device to power up from partial power-down mode. Once the dummy cycle is complete, the ADC is fully powered up and the input signal is acquired properly. The quiet time, to uner, must still be allowed from the point where the bus goes back into three-state after the dummy conversion to the next falling edge of $\overline{\text{CS}}$.

To power up from full power-down, approximately 1 μs should be allowed from the falling edge of \overline{CS} , shown i[n Figure 28](#page-19-2) as t_{power up.}

Note that during power-up from partial power-down mode, the track-and-hold, which is in hold mode while the part is powered down, returns to track mode after the first SCLK edge, following the falling edge of \overline{CS} . This is shown as Point A i[n Figure 26](#page-19-0).

When power supplies are first applied to th[e AD7276](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[/AD7277/](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf) [AD7278,](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf) the ADC can power up in either of the power-down modes or in normal mode. Because of this, it is best to allow a dummy cycle to elapse to ensure that the part is fully powered up before attempting a valid conversion. Likewise, if the part is to be kept in partial power-down mode immediately after the supplies are applied, then two dummy cycles must be initiated. The first dummy cycle must hold \overline{CS} low until after the 10th SCLK falling edge; in the second cycle, \overline{CS} must be brought high between the second and 10th SCLK falling edges (see [Figure 25\).](#page-17-2)

Alternatively, if the part is to be placed into full power-down mode when the supplies are applied, three dummy cycles must be initiated. The first dummy cycle must hold CS low until after the 10th SCLK falling edge; the second and third dummy cycles place the part into full power-down mode (see [Figure 27\).](#page-19-1) See the [Modes of Operation s](#page-17-0)ection.

POWER VS. THROUGHPUT RATE

[Figure 29](#page-20-1) shows the power consumption of the device in normal mode, in which the part is never powered down. By using the power-down mode of th[e AD7276](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[/AD7277](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[/AD7278](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf) when not performing a conversion, the average power consumption of the ADC decreases as the throughput rate decreases. [Figure 30](#page-20-2) shows that as the throughput rate is reduced, the device remains in its power-down state longer, and the average power consumption over time drops accordingly. For example, if th[e AD7276/](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[AD7277](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[/AD7278 a](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf)re operated in continuous sampling mode with a throughput rate of 200 kSPS and an SCLK of 48 MHz (V_{DD} = 3 V) and the devices are placed into power-down mode between conversions, then the power consumption is calculated as follows. The power dissipation during normal operation is 12.6 mW ($V_{DD} = 3$ V). If the powerup time is one dummy cycle, that is, 333 ns, and the remaining conversion time is 290 ns, then th[e AD7276](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[/AD7277](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[/AD7278](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf) can be said to dissipate 12.6 mW for 623 ns during each conversion cycle. If the throughput rate is 200 kSPS, then the cycle time is 5 µs and the average power dissipated during each cycle is $623/5,000 \times 12.6$ mW = 1.56 mW. [Figure 29 s](#page-20-1)hows the power vs. throughput rate when using the partial power-down mode between conversions at 3 V. The power-down mode is intended for use with throughput rates of less than 600 kSPS, because at higher sampling rates, there is no power saving achieved by using the power-down mode.

Data Sheet **AD7276/AD7277/AD7278**

Figure 30. Power vs. Throughput Partial Power-Down Mode

SERIAL INTERFACE

[Figure 31](#page-21-1) throug[h Figure 34](#page-22-0) show the detailed timing diagrams for serial interfacing to th[e AD7276,](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf) [AD7277,](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf) an[d AD7278.](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf) The serial clock provides the conversion clock and controls the transfer of information from the [AD7276/](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[AD7277](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[/AD7278](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf) during conversion.

The $\overline{\text{CS}}$ signal initiates the data transfer and conversion process. The falling edge of \overline{CS} puts the track-and-hold into hold mode and takes the bus out of three-state. The analog input is sampled and the conversion is initiated at this point.

For th[e AD7276,](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf) the conversion requires completing 14 SCLK cycles. Once 13 SCLK falling edges have elapsed, the track-andhold goes back into track mode on the next SCLK rising edge, as shown i[n Figure 31 a](#page-21-1)t Point B. If the rising edge of CS occurs before 14 SCLKs have elapsed, the conversion is terminated and the SDATA line goes back into three-state. If 16 SCLKs are considered in the cycle, the last two bits are zeros and SDATA returns to three-state on the 16th SCLK falling edge, as shown in [Figure 32.](#page-22-1)

For th[e AD7277,](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf) the conversion requires completing 12 SCLK cycles. Once 11 SCLK falling edges elapse, the track-and-hold goes back into track mode on the next SCLK rising edge, as shown in [Figure 33](#page-22-2) at Point B. If the rising edge of $\overline{\text{CS}}$ occurs before 12 SCLKs elapse, the conversion is terminated and the SDATA line goes back into three-state. If 16 SCLKs are considered in the cycle, the [AD7277 cl](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)ocks out four trailing zeros for the last four bits and SDATA returns to three-state on the $16th$ SCLK falling edge, as shown in Figure 33.

For th[e AD7278,](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf) the conversion requires completing 10 SCLK cycles. Once 9 SCLK falling edges elapse, the track-and-hold goes back into track mode on the next rising edge. If the rising edge of \overline{CS} occurs before 10 SCLKs elapse, the part enters powerdown mode.

If 16 SCLKs are considered in the cycle, then th[e AD7278](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf) clocks out six trailing zeros for the last six bits and SDATA returns to three-state on the $16th$ SCLK falling edge, as shown i[n Figure 34.](#page-22-0)

If the user considers a 14 SCLK cycle serial interface for the [AD7276/](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[AD7277/](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[AD7278,](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf) then CS must be brought high after the 14th SCLK falling edge. Then the last two trailing zeros are ignored, and SDATA goes back into three-state. In this case, the 3 MSPS throughput can be achieved by using a 48 MHz clock frequency.

 $\overline{\text{CS}}$ going low clocks out the first leading zero to be read by the microcontroller or DSP. The remaining data is then clocked out by subsequent SCLK falling edges, beginning with the second leading zero. Therefore, the first falling clock edge on the serial clock provides the first leading zero and clocks out the second leading zero. The final bit in the data transfer is valid on the $16th$ falling edge, because it is clocked out on the previous $(15th)$ falling edge.

In applications with a slower SCLK, it is possible to read data on each SCLK rising edge. In such cases, the first falling edge of SCLK clocks out the second leading zero and can be read on the first rising edge. However, the first leading zero clocked out when \overline{CS} goes low is missed if read within the first falling edge. The 15th falling edge of SCLK clocks out the last bit and can be read on the 15th rising SCLK edge.

If \overline{CS} goes low just after one SCLK falling edge elapses, then \overline{CS} clocks out the first leading zero and can be read on the SCLK rising edge. The next SCLK falling edge clocks out the second leading zero and can be read on the following rising edge.

Figure 31[. AD7276 S](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)erial Interface Timing Diagram 14 SCLK Cycle

Data Sheet **AD7276/AD7277/AD7278**

Figure 33[. AD7277 S](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)erial Interface Timing Diagram

Figure 34[. AD7278 S](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf)erial Interface Timing Diagram

Figure 35[. AD7278 i](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf)n a 10 SCLK Cycle Serial Interface

[AD7278 I](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf)N A 10 SCLK CYCLE SERIAL INTERFACE

For th[e AD7278,](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf) if \overline{CS} is brought high during the 10th rising edge after the two leading zeros and eight bits of the conversion are provided, then the part can achieve a 4 MSPS throughput rate. For th[e AD7278,](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf) the track-and-hold goes back into track mode on the ninth rising edge. In this case, a $f_{\rm SCLK}$ = 48 MHz and throughput of 4 MSPS result in a cycle time of $t_2 + 8.5(1/f_{SCLK}) +$ $t_{ACQ} = 250$ ns, where $t_2 = 6$ ns minimum and $t_{ACQ} = 67$ ns. This satisfies the requirement of 60 ns for t_{ACQ} [. Figure 35](#page-22-3) shows that t_{ACQ} comprises $0.5(1/f_{SCLK}) + t_8 + t_{QUIET}$, where $t_8 = 14$ ns max. This allows a value of 43 ns for t_{QUIET} , satisfying the minimum requirement of 4 ns.

MICROPROCESSOR INTERFACING

[AD7276/](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[AD7277/](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[AD7278 t](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf)o Blackfin Processor

The Analog Devices, Inc., family of Blackfin DSPs, including the [ADSP-BF531,](http://www.analog.com/adsp-bf531?doc=ad7276_7277_7278.pdf) [ADSP-BF532](http://www.analog.com/adsp-bf532?doc=ad7276_7277_7278.pdf)[, ADSP-BF533](http://www.analog.com/adsp-bf533?doc=ad7276_7277_7278.pdf)[, ADSP-BF534](http://www.analog.com/adsp-bf534?doc=ad7276_7277_7278.pdf), [ADSP-BF535,](http://www.analog.com/adsp-bf535?doc=ad7276_7277_7278.pdf) [ADSP-BF536](http://www.analog.com/adsp-bf536?doc=ad7276_7277_7278.pdf)[, ADSP-BF537](http://www.analog.com/adsp-bf537?doc=ad7276_7277_7278.pdf)[, ADSP-BF538](http://www.analog.com/adsp-bf538?doc=ad7276_7277_7278.pdf), [ADSP-BF538F](http://www.analog.com/adsp-bf538f?doc=ad7276_7277_7278.pdf)[, ADSP-BF539](http://www.analog.com/adsp-bf539?doc=ad7276_7277_7278.pdf), an[d ADSP-BF539F](http://www.analog.com/adsp-bf539f?doc=ad7276_7277_7278.pdf), interfaces directly to the [AD7276/](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[AD7277/](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[AD7278 w](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf)ithout requiring glue logic. (These DSPs are represented by th[e ADSP-BF531](http://www.analog.com/adsp-bf531?doc=ad7276_7277_7278.pdf) in [Figure 36.\)](#page-23-2) Set up the SPORT0 Receive Configuration 1 Register up as outlined i[n Table 9.](#page-23-3)

Table 9. The SPORT0 Receive Configuration 1 Register (SPORT0_RCR1)

To implement the power-down modes, SLEN should be set to 1001 to issue an 8-bit SCLK burst.

APPLICATION HINTS **GROUNDING AND LAYOUT**

The printed circuit board that houses th[e AD7276](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[/AD7277/](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf) [AD7278 s](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf)hould be designed so that the analog and digital sections are separated and confined to certain areas of the board. This design facilitates using ground planes that can easily be separated.

To provide optimum shielding for ground planes, a minimum etch technique is generally best. All AGND pins of th[e AD7276/](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf) [AD7277/](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[AD7278 s](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf)hould be sunk into the AGND plane. Digital and analog ground planes should be joined in one place only. If the [AD7276/](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[AD7277/](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[AD7278 a](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf)re in a system where multiple devices require an AGND-to-DGND connection, the connection should still be made at only one point, a star ground point established as close as possible to the ground pin on the [AD7276/](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[AD7277/](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[AD7278.](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf)

Avoid running digital lines under the device because this couples noise onto the die. However, the analog ground plane should be allowed to run under th[e AD7276](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[/AD7277](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[/AD7278](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf) to avoid noise coupling. The power supply lines to th[e AD7276/](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf) [AD7277/](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[AD7278 s](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf)hould use as large a trace as possible to provide low impedance paths and reduce the effects of glitches on the power supply line.

To avoid radiating noise to other sections of the board, components with fast-switching signals, such as clocks, should be shielded with digital ground, and they should never be run near the analog inputs. Avoid crossover of digital and analog signals. To reduce the effects of feedthrough within the board, traces on opposite sides of the board should run at right angles to each other. A microstrip technique is by far the best method, but it is not always possible to use this approach with a doublesided board. In this technique, the component side of the board is dedicated to ground planes, and signals are placed on the solder side.

Good decoupling is also important. All analog supplies should be decoupled with 10 µF ceramic capacitors in parallel with 0.1 µF capacitors to GND. To achieve the best results from these decoupling components, they must be placed as close as possible to the device, ideally right up against the device. The 0.1 µF capacitors should have low effective series resistance (ESR) and low effective series inductance (ESI), such as is typical of common ceramic or surface-mount types of capacitors. Capacitors with low ESR and low ESI provide a low impedance path to ground at high frequencies, which allow them to handle transient currents due to internal logic switching.

EVALUATING PERFORMANCE

The recommended layout for th[e AD7276](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[/AD7277](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)[/AD7278](http://www.analog.com/AD7278?doc=ad7276_7277_7278.pdf) is outlined in the evaluation board documentation. The evaluation board package includes a fully assembled and tested evaluation board, documentation, and software for controlling the board from the PC via the evaluation board controller. To demonstrate/ evaluate the ac and dc performance of th[e AD7276](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[/AD7277,](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf) the evaluation board controller can be used in conjunction with the [AD7276/](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf)[AD7277 e](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf)valuation board, as well as with many other Analog Devices evaluation boards ending in the CB designator,

The software allows the user to perform ac (fast Fourier transform) and dc (histogram of codes) tests on the [AD7276/](http://www.analog.com/AD7276?doc=ad7276_7277_7278.pdf) [AD7277.](http://www.analog.com/AD7277?doc=ad7276_7277_7278.pdf) The software and documentation are on a CD shipped with the evaluation board.

OUTLINE DIMENSIONS

ORDERING GUIDE

¹ Z = RoHS Compliant Part.
² For Y grade devices, f_{SAMPLE} = 1 MSPS.
³ Linearity error refers to integral nonlinearity.

NOTES

**ANALOG
DEVICES**

www.analog.com

Rev. E | Page 28 of 28

©2005–2020 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D04903-7/20(E)