



FQB3N60C

600V N-Channel MOSFET

Features


- 3A, 600V, $R_{DS(on)}$ = 3.4 Ω @ V_{GS} = 10 V
- Low gate charge (typical 10.5 nC)
- Low C_{rss} (typical 5 pF)
- · Fast switching
- · 100% avalanche tested
- · Improved dv/dt capability

Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction, electronic lamp ballasts based on half bridge topology.





Absolute Maximum Ratings

Symbol	Paramete	er	FQB3N60C	Unit
V _{DSS}	Drain-Source Voltage		600	V
I _D		s (T _C = 25°C) s (T _C = 100°C)	3 1.8	A A
I _{DM}	Drain Current - Pulsed	(Note 1)	12	Α
V _{GSS}	Gate-Source voltage		±30	V
E _{AS}	Single Pulsed Avalanche Energy	(Note 2)	150	mJ
I _{AR}	Avalanche Current	(Note 1)	3	А
E _{AR}	Repetitive Avalanche Energy	(Note 1)	7.5	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	4.5	V/ns
P_{D}	Power Dissipation (T _C = 25°C) - Derate abo	ve 25°C	75 0.62	W/°C
T _{J,} T _{STG}	Operating and Storage Temperature Range		-55 to +150	°C
T _L	Maximum Lead Temperature for Soldering Purpose, 1/8" from Case for 5 Seconds		300	°C

Thermal Characteristics

Symbol	Parameter	Тур.	Max.	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		1.67	°C/W
R _{θJA} *	Thermal Resistance, Junction-to-Ambient* 40 °C/		°C/W	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		62.5	°C/W

^{*} When mounted on the minimum pad size recommended (PCB Mount)

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FQB3N60C	FQB3N60CTM	D2-PAK	330mm	24mm	800

$\textbf{Electrical Characteristics} \quad \textbf{T}_{\text{C}} = 25^{\circ}\text{C unless otherwise noted}$

Symbol	Parameter	Conditions	Min.	Тур.	Max	Units
Off Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0V, I _D = 250μA	600			V
ΔBV _{DSS} / ΔT _J	Breakdown Voltage Temperature Coefficient	I _D = 250μA, Referenced to 25°C		0.6		V/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 600V, V _{GS} = 0V V _{DS} = 480V, T _C = 125°C			1 10	μ Α μ Α
I _{GSSF}	Gate-Body Leakage Current, Forward	V _{GS} = 30V, V _{DS} = 0V			100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	V _{GS} = -30V, V _{DS} = 0V			-100	nA
On Charac	teristics	•		•	•	
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2.0		4.0	V
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} = 10V, I _D = 1.5A		2.8	3.4	Ω
9 _{FS}	Forward Transconductance	V _{DS} = 40V, I _D = 1.5A (Note 4)		3.5		S
Dynamic C	haracteristics	•		•	•	
C _{iss}	Input Capacitance	V _{DS} = 25V, V _{GS} = 0V,		435	565	pF
C _{oss}	Output Capacitance	f = 1.0MHz		45	60	pF
C _{rss}	Reverse Transfer Capacitance			5	8	pF
Switching	Characteristics					
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 300V, I_{D} = 3A$	I	12	34	ns
t _r	Turn-On Rise Time	$R_G = 25\Omega$	ı	30	70	ns
$t_{d(off)}$	Turn-Off Delay Time		ı	35	80	ns
t _f	Turn-Off Fall Time	(Note 4, 5)		35	80	ns
Qg	Total Gate Charge	$V_{DS} = 480V, I_{D} = 3A$	-	10.5	14	nC
Q_{gs}	Gate-Source Charge	V _{GS} = 10V	-	2.1		nC
Q_{gd}	Gate-Drain Charge	(Note 4, 5)		4.5		nC
Drain-Sour	rce Diode Characteristics and Maximun	n Ratings				
I _S	Maximum Continuous Drain-Source Diode Forward Current				3	Α
I _{SM}	Maximum Pulsed Drain-Source Diode Forward Current				12	Α
V_{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0V, I _S = 3A			1.4	٧
t _{rr}	Reverse Recovery Time	$V_{GS} = 0V$, $I_S = 3A$		260		ns
Q _{rr}	Reverse Recovery Charge	$dI_F/dt = 100A/\mu s (Note 4)$		1.6		μС

2

NOTES:

- ${\bf 1.}\ {\bf Repetitive}\ {\bf Rating:}\ {\bf Pulse}\ {\bf width}\ {\bf limited}\ {\bf by}\ {\bf maximum}\ {\bf junction}\ {\bf temperature}$
- 2. I $_{AS}$ = 3A, V $_{DD}$ = 50V, L=30mH, R $_{G}$ = 25 Ω , Starting T $_{J}$ = 25°C
- 3. I_{SD} \leq 3A, di/dt \leq 200A/µs, V_{DD} \leq BV_DSS, Starting T_J = 25°C
- 4. Pulse Test: Pulse width $\leq 300 \mu s,$ Duty Cycle $\leq 2\%$
- 5. Essentially Independent of Operating Temperature Typical Characteristics

Typical Performance Characteristics

Figure 1. On-Region Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 5. Capacitance Characteristics




Figure 2. Transfer Characteristics




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature





Figure 6. Gate Charge Characteristics



Typical Performance Characteristics (Continued)

Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-Resistance Variation vs. Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs. Case Temperature







Figure 11. Transient Thermal Response Curve




Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching Test Circuit & Waveforms




Peak Diode Recovery dv/dt Test Circuit & Waveforms












Mechanical Dimensions


D2-PAK






LAND PATTERN RECOMMENDATION







NOTES: UNLESS OTHERWISE SPECIFIED

- C)

- UNLESS OTHERWISE SPECIFIED
 ALL DIMENSIONS ARE IN MILLIMETERS.
 REFERENCE JEDEC, TO-263, ISSUE D,
 VARIATION AB, DATED JULY 2003.
 DIMENSIONING AND TOLERANCING PER
 ANSI Y14.5M 1982.
 LOCATION OF THE PIN HOLE MAY VARY
 (LOWER LEFT CORNER, LOWER CENTER
 AND CENTER OF THE PACKAGE).
 PRESENCE OF TRIMMED CENTER LEAD
 IS OPTIONAL.

TO263A02REVD

Dimensions in Millimeters

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FAST [®]	ISOPLANAR™	PowerEdge™	SuperFET™
ActiveArray [™]	FASTr™	LittleFET TM	PowerSaver™	SuperSOT™-3
Bottomless™	FPS™	MICROCOUPLER™	PowerTrench [®]	SuperSOT™-6
Build it Now™	FRFET™	MicroFET™	QFET [®]	SuperSOT™-8
CoolFET™	GlobalOptoisolator™	MicroPak™	QS™	SyncFET™
CROSSVOLT™	GTO™	MICROWIRE™	QT Optoelectronics™	TCM™
DOME™	HiSeC™	MSX™	Quiet Series™	TinyLogic [®]
EcoSPARK™	I ² C™	MSXPro™	RapidConfigure™	TINYOPTO™
E ² CMOS™	i-Lo™	OCX™	RapidConnect™	TruTranslation™
EnSigna™	ImpliedDisconnect™	OCXPro™	μSerDes™	UHC™
FACT™	IntelliMAX™	OPTOLOGIC [®]	ScalarPump™	UniFET™
FACT Quiet Series	тм	OPTOPLANAR™	SILENT SWITCHER®	UltraFET [®]
Across the board. Around the world.™		PACMAN™	SMART START™	VCX™
The Power Franchise®		POP™	SPM™	Wire™
Programmable Active Droop™		Power247™	Stealth™	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. I19