



General Description

The MAX19711 is an ultra-low-power, highly integrated mixed-signal analog front-end (AFE) ideal for CDMA communication applications operating in full-duplex (FD) mode. Optimized for high dynamic performance and ultra-low power, the device integrates a dual 10-bit, 11Msps receive (Rx) ADC; dual 10-bit, 11Msps transmit (Tx) DAC with CDMA baseband filters; three fast-settling 12-bit aux-DAC channels for ancillary RF front-end control; and a 10-bit, 333ksps housekeeping aux-ADC. The typical operating power in FD mode is 37.5mW/42.7mW at a 4.915MHz/11MHz clock frequency.

The Rx ADCs feature 54.8dB SNR and 74.2dBc SFDR at 1.875MHz input frequency with an 11MHz clock frequency. The analog I/Q input amplifiers are fully differential and accept 1.024VP-P full-scale signals. Typical I/Q channel matching is ±0.01° phase and ±0.01dB gain.

The Tx DACs with CDMA lowpass filters feature -3dB cutoff frequency of 1.3MHz and > 64dBc stopband rejection at fIMAGE = 4.285MHz at fCLK = 4.915MHz. The analog I-Q full-scale output voltage range is selectable at ±410mV or ±500mV differential. The output DC commonmode voltage is selectable from 0.86V to 1.36V. The I/Q channel offset is adjustable to optimize radio lineup sideband/carrier suppression. Typical I-Q channel matching is ± 0.03 dB gain and $\pm 0.07^{\circ}$ phase.

Two independent 10-bit parallel, high-speed digital buses used by the Rx ADC and Tx DAC allow fullduplex operation for frequency-division duplex applications. The Rx ADC and Tx DAC can be disabled independently to optimize power management. A 3-wire serial interface controls power-management modes, the aux-DAC channels, and the aux-ADC channels.

The MAX19711 operates on a single 2.7V to 3.3V analog supply and 1.8V to 3.3V digital I/O supply. The MAX19711 is specified for the extended (-40°C to +85°C) temperature range and is available in a 56-pin, thin QFN package. The Selector Guide at the end of the data sheet lists other pin-compatible versions in this AFE family. For time-division duplex (TDD) applications, refer to the MAX19705-MAX19708 AFE family of products.

Applications

CDMA Handsets Portable Communication Equipment **CDMA Data Cards**

Ordering Information


PART*	PIN-PACKAGE	PKG CODE
MAX19711ETN	56 Thin QFN-EP**	T5677-1
MAX19711ETN+	56 Thin QFN-EP**	T5677-1

*All devices are specified over the -40°C to +85°C operating range. **EP = Exposed paddle. +Denotes lead-free package.

Features

- Dual 10-Bit, 11Msps Rx ADC and Dual 10-Bit, 11Msps Tx DAC
- ♦ Ultra-Low Power 37.5 mW/42.7 mW at $f_{CLK} = 4.915 \text{MHz}/11 \text{MHz}$, FD Mode 24.3mW at f_{CLK} = 11MHz, Slow Rx Mode 34.5mW at f_{CLK} = 11MHz, Slow Tx Mode **Low-Current Standby and Shutdown Modes**
- ♦ Integrated CDMA Filters with > 64dBc Stopband Rejection
- Programmable Tx DAC Common-Mode DC Level and I/Q Offset Trim
- **♦ Excellent Dynamic Performance** SNR = 54.8dB at $f_{IN} = 1.875MHz$ (Rx ADC) SFDR = 75dBc at f_{OUT} = 620kHz (Tx DAC)
- ♦ Three 12-Bit, 1µs Aux-DACs
- ♦ 10-Bit, 333ksps Aux-ADC with 4:1 Input Mux and **Data Averaging**
- ♦ Excellent Gain/Phase Match ±0.01° Phase, ±0.01dB Gain (Rx ADC) at $f_{IN} = 1.87MHz$
- ♦ Multiplexed Parallel Digital I/O
- ♦ Serial-Interface Control
- **♦ Versatile Power-Control Circuits** Shutdown, Standby, Idle, Tx/Rx Disable
- ♦ Miniature 56-Pin Thin QFN Package (7mm x 7mm x 0.8mm)

Pin Configuration



Functional Diagram and Selector Guide appear at end of data sheet.

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

ABOOLOTE MAXIMOM HATINGO
VDD to GND, OVDD to OGND0.3V to +3.6V
GND to OGND0.3V to +0.3V
IAP, IAN, QAP, QAN, IDP, IDN, QDP,
QDN, DAC1, DAC2, DAC3 to GND0.3V to VDD
ADC1, ADC2 to GND0.3V to (V _{DD} + 0.3V)
REFP, REFN, REFIN, COM to GND0.3V to (VDD + 0.3V)
AD0-AD9, DA0-DA9, SCLK, DIN, CS/WAKE,
CLK, DOUT to OGND0.3V to (OVDD + 0.3V)

Continuous Power Dissipation (TA = +70°C	C)
56-Pin Thin QFN-EP (derate 27.8mW/°C	above +70°C)2.22W
Thermal Resistance θJA	36°C/W
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	60°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD}=3V,\ OV_{DD}=1.8V,\ internal\ reference\ (1.024V),\ C_L\approx 10pF$ on all digital outputs, $f_{CLK}=11MHz$ (50% duty cycle), Rx ADC input amplitude = -0.5dBFS, Tx DAC output amplitude = 0dBFS, $V_{FS}=410mV$, CM1=0, CM0=0, differential Rx ADC input, differential Tx DAC output, $C_{REFP}=C_{REFN}=C_{COM}=0.33\mu F$, $C_L<5pF$ on all aux-DAC outputs, $T_A=T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A=+25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER REQUIREMENTS	•					•
Analog Supply Voltage	V_{DD}		2.7	3.0	3.3	V
Output Supply Voltage	OV _{DD}		1.8		V_{DD}	V
		FD mode: $f_{CLK} = 11 MHz$, $f_{OUT} = 620 kHz$ on both DAC channels; $f_{IN} = 1.87 MHz$ on both ADC channels; aux-DACs ON and at midscale, aux-ADC ON		14.25	17	
		FD mode: f _{CLK} = 4.915MHz, f _{OUT} = 620kHz on both DAC channels; f _{IN} = 1.87MHz on both ADC channels; aux-DACs ON and at midscale, aux-ADC ON		12.5		
		SPI2-Tx mode: f _{CLK} = 11MHz, f _{OUT} = 620kHz on both DAC channels; Rx ADC OFF; aux-DACs ON and at midscale, aux-ADC ON		11.5	14	
V _{DD} Supply Current		SPI1-Rx mode: f _{CLK} = 11MHz, f _{IN} = 1.87MHz on both ADC channels; Tx DAC OFF (Tx DAC outputs at 0V); aux-DACs ON and at midscale, aux-ADC ON		8.1	10	mA
		SPI4-Tx mode: f _{CLK} = 11MHz, f _{OUT} = 620kHz on both DAC channels; Rx ADC ON (output tri-stated); aux-DACs ON and at midscale, aux-ADC ON		14.1	16.5	
		SPI3-Rx mode: f _{CLK} = 11MHz, f _{IN} = 1.87MHz on both channels; Tx DAC ON (Tx DAC outputs at midscale); aux-DACs ON and at midscale, aux-ADC ON		13.8	16.5	
		Standby mode: CLK = 0 or OV _{DD} ; aux-DACs ON and at midscale, aux-ADC ON			4	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=3V,\,OV_{DD}=1.8V,\,internal\,\,reference\,\,(1.024V),\,\,C_L\approx10pF$ on all digital outputs, $f_{CLK}=11MHz$ (50% duty cycle), Rx ADC input amplitude = -0.5dBFS, Tx DAC output amplitude = 0dBFS, $V_{FS}=410mV,\,CM1=0,\,CM0=0,\,differential\,\,Rx\,\,ADC$ input, differential Tx DAC output, $C_{REFP}=C_{REFN}=C_{COM}=0.33\mu F,\,C_L<5pF$ on all aux-DAC outputs, $T_A=T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A=+25^{\circ}C.)$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
V Cumply Current		Idle mode: f _{CLK} = 11MHz; aux-DACs ON and at midscale, aux-ADC ON			7	mA
V _{DD} Supply Current		Shutdown mode: CLK = 0 or OV _{DD} , aux-ADC OFF		0.5	5	μΑ
		FD mode: f _{CLK} = 11MHz, f _{OUT} = 620kHz on both DAC channels; f _{IN} = 1.87MHz on both ADC channels; aux-DACs ON and at midscale, aux-ADC ON		1.5		
		SPI1-Rx and SPI3-Rx modes: f _{CLK} = 11MHz, f _{IN} = 1.87MHz on both ADC channels; DAC input bus tri-stated; aux-DACs ON and at midscale, aux-ADC ON		1.4		mA
OV _{DD} Supply Current		SPI2-Tx and SPI4-Tx modes: f _{CLK} = 11MHz, f _{OUT} = 620kHz on both DAC channels; ADC output bus tri-stated; aux-DACs ON and at midscale, aux-ADC ON		80		
		Standby mode: CLK = 0 or OV _{DD} ; aux-DACs ON and at midscale, aux-ADC ON		0.1		μA
		Idle mode: f _{CLK} = 11MHz; aux-DACs ON and at midscale, aux-ADC ON		18.5		
		Shutdown mode: CLK = 0 or OV _{DD} , aux-ADC OFF		0.1		
Rx ADC DC ACCURACY						
Resolution			10			Bits
Integral Nonlinearity	INL			±0.8		LSB
Differential Nonlinearity	DNL			±0.5		LSB
Offset Error		Residual DC offset error	-5	±0.2	+5	%FS
Gain Error		Includes reference error	-5	±0.9	+5	%FS
DC Gain Matching			-0.15	±0.04	+0.15	dB
Offset Matching				±9		LSB
Gain Temperature Coefficient				±30		ppm/°C
D 0 1 D : ::		Offset (V _{DD} ±5%)		±0.2		1.00
Power-Supply Rejection		Gain (V _{DD} ±5%)		±0.08		LSB
Rx ADC ANALOG INPUT		·				
Input Differential Range	V _{ID}	Differential or single-ended inputs		±0.512		V
Input Common-Mode Voltage Range	V _{CM}			V _{DD} / 2		V
loout loop adapte	R _{IN}	Switched capacitor load		490		kΩ
Input Impedance	CIN			5		рF



ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=3V,\,OV_{DD}=1.8V,\,$ internal reference (1.024V), $C_L\approx 10 pF$ on all digital outputs, $f_{CLK}=11 MHz$ (50% duty cycle), Rx ADC input amplitude = -0.5dBFS, Tx DAC output amplitude = 0dBFS, $V_{FS}=410 mV$, $C_{M1}=0$, $C_{M0}=0$, differential Rx ADC input, differential Tx DAC output, $C_{REFP}=C_{REFN}=C_{COM}=0.33 \mu F$, $C_L<5 pF$ on all aux-DAC outputs, $T_A=T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A=+25 ^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Rx ADC CONVERSION RATE		·				
Maximum Clock Frequency	fCLK	(Note 2)			11	MHz
Detail stars and		Channel IA		5		Clock
Data Latency		Channel QA		5.5		Cycles
Rx ADC DYNAMIC CHARACTER	ISTICS (Note 3	3)				
Signal-to-Noise Ratio	SNR	$f_{IN} = 1.875MHz$	53.3	54.8		dB
Signal-to-Noise natio	SIVIT	$f_{IN} = 3MHz$		54.8		UD.
Signal-to-Noise and Distortion	SINAD	$f_{IN} = 1.875MHz$	53.2	54.8		dB
Signal-to-Noise and Distortion	SINAD	$f_{IN} = 3MHz$		54.7		иБ
Spurious-Free Dynamic Range	SFDR	$f_{IN} = 1.875MHz$	64.5	74.2		dBc
Spullous-Free Dynamic Hange	SI DIT	$f_{IN} = 3MHz$		78.3		UDC
Total Harmonic Distortion	THD	$f_{IN} = 1.875MHz$		-72.1	-63.5	dBc
Total Harmonic Distortion	IIID	$f_{IN} = 3MHz$		-75		abc
Third-Harmonic Distortion	HD3	$f_{IN} = 1.875MHz$		-82.8		dBc
Third Hairmonic Distortion	1100	$f_{IN} = 3MHz$		-78.3		авс
Intermodulation Distortion	IMD	$f_{IN1} = 1.7MHz$, $A_{IN1} = -7dBFS$; $f_{IN2} = 900kHz$, $A_{IN2} = -7dBFS$		-71		dBc
Third-Order Intermodulation Distortion	IM3	$f_{IN1} = 1.7MHz$, $A_{IN1} = -7dBFS$; $f_{IN2} = 900kHz$, $A_{IN2} = -7dBFS$		-75		dBc
Aperture Delay				3.5		ns
Aperture Jitter				2		psrms
Overdrive Recovery Time		1.5x full-scale input		2		ns
Rx ADC INTERCHANNEL CHARA	ACTERISTICS					
Crosstalk Rejection		f _{INX,Y} = 1.8MHz, A _{INX,Y} = -0.5dBFS, f _{INY,X} = 1MHz, A _{INY,X} = -0.5dBFS (Note 4)		-89		dB
Amplitude Matching		$f_{IN} = 1.8MHz$, $A_{IN} = -0.5dBFS$ (Note 5)		±0.01		dB
Phase Matching		$f_{IN} = 1.8MHz$, $A_{IN} = -0.5dBFS$ (Note 5)		±0.01		Degrees
Tx PATH DC ACCURACY	•		•			•
Resolution	N		10			Bits
Integral Nonlinearity	INL			±0.55		LSB
Differential Nonlinearity	DNL	Guaranteed monotonic (Note 6)	-0.9	±0.4	+0.9	LSB
D:-II DO O#+	1/1-	T _A ≥ +25°C	-5	±0.5	+5	\/
Residual DC Offset	Vos	T _A < +25°C	-7	±0.5	+7	mV
Full Carla Cair Fanan		V _{FS} = 410mV	-50	±9	+50	\/
Full-Scale Gain Error		V _{FS} = 500mV	-52	±9	+52	mV

/U/IXI/U

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=3V,\,OV_{DD}=1.8V,\,internal\,\,reference\,\,(1.024V),\,\,C_L\approx10pF$ on all digital outputs, $f_{CLK}=11MHz\,\,(50\%\,\,duty\,\,cycle),\,\,Rx\,\,ADC\,\,input\,\,amplitude=-0.5dBFS,\,\,Tx\,\,DAC\,\,output\,\,amplitude=0dBFS,\,\,V_{FS}=410mV,\,\,CM1=0,\,\,CM0=0,\,\,differential\,\,Rx\,\,ADC\,\,input,\,\,differential\,\,Tx\,\,DAC\,\,output,\,\,C_{REFP}=C_{REFN}=C_{COM}=0.33\mu F,\,\,C_L<5pF\,\,on\,\,all\,\,aux-DAC\,\,outputs,\,\,T_A=T_{MIN}\,\,to\,\,T_{MAX},\,\,unless\,\,otherwise\,\,noted.\,\,Typical\,\,values\,\,are\,\,at\,\,T_A=+25^{\circ}C.)\,\,(Note\,\,1)$

PARAMETER	SYMBOL	CON	IDITIONS	MIN	TYP	MAX	UNITS
Tx PATH DYNAMIC PERFORMANC	CE	1		1			1
Corner Frequency	fC	-3dB corner		1.05	1.3	1.60	MHz
Passband Ripple		DC to 640kHz			0.16	0.3	dB _{P-P}
Group Delay Variation in Passband		DC to 640kHz			50		ns
Error-Vector Magnitude	EVM	DC to 700kHz			2		%
Stopband Rejection		fIMAGE = 4.285MH: = 4.915MHz	z , $f_{OUT} = 630$ kHz, f_{OLK}	56	64		dBc
			2MHz		21.5		
			4MHz		49		
Baseband Attenuation		Spot relative to 100kHz	5MHz		58		dB
		TOOKITZ	10MHz		90		
			20MHz		90		
DAC Conversion Rate	fCLK	(Note 2)				11	MHz
In-Band Noise Density	N _D	fout = 630kHz, fcL	κ = 4.915MHz		-115		dBFS/Hz
Third-Order Intermodulation Distortion	IM3	f _{OUT1} = 620kHz, f _C	OUT2 = 640kHz		-77		dBc
Glitch Impulse					10		pV•s
Spurious-Free Dynamic Range to Nyquist	SFDR	f _{OUT} = 620kHz		61.5	75		dBc
Total Harmonic Distortion to Nyquist	THD	f _{OUT} = 620kHz			-75	-61.5	dBc
Signal-to-Noise Ratio to Nyquist	SNR	f _{OUT} = 620kHz			55.9		dB
Tx PATH INTERCHANNEL CHARA	CTERISTICS)					
I-to-Q Output Isolation		$f_{OUTX,Y} = 500kHz,$	$f_{OUTY,X} = 620kHz$		92		dB
Gain Mismatch Between I and Q Channels		Measured at DC, V	rs = 410mV or 500mV	-0.36	±0.03	+0.36	dB
Clock Leakage		$f_{OUT} = 620kHz$			-90		dBc
Phase Mismatch Between I and Q Channels		f _{OUT} = 620kHz			±0.07		Degrees
Differential Output Impedance					800		Ω
Tx PATH ANALOG OUTPUT	1	•					ı
5 H O 1 O 1 1 V H		Bit E7 = 0 (default)			±410		
Full-Scale Output Voltage	V _F S	Bit E7 = 1			±500		mV
		Bits CM1 = 0, CM0	= 0 (default)	1.28	1.36	1.45	
0 1 10 M 1 W E	.,	Bits CM1 = 0, CM0	= 1	1.13	1.2	1.30	j ,,
Output Common-Mode Voltage	VCOMD	Bits CM1 = 1, CM0) = 0	0.99	1.06	1.15	V
		Bits CM1 = 1, CM0) = 1	0.79	0.86	0.95	



ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=3V,\,OV_{DD}=1.8V,\,$ internal reference (1.024V), $C_L\approx 10 pF$ on all digital outputs, $f_{CLK}=11 MHz$ (50% duty cycle), Rx ADC input amplitude = -0.5dBFS, Tx DAC output amplitude = 0dBFS, $V_{FS}=410 mV$, CM1=0, CM0=0, differential Rx ADC input, differential Tx DAC output, $C_{REFP}=C_{REFN}=C_{COM}=0.33 \mu F$, $C_L<5 pF$ on all aux-DAC outputs, $T_A=T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A=+25 ^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Rx ADC-Tx DAC			I.			
Receive Transmit Isolation		ADC: $f_{INI} = f_{INQ} = 1.8MHz$, DAC: $f_{OUTI} = f_{OUTQ} = 620kHz$		85		dB
AUXILIARY ADC (ADC1, ADC2)						
Resolution	N		10			Bits
Full-Scale Reference	V _{REF}	AD1 = 0 (default) AD1 = 1		2.048 V _{DD}		V
Analog Input Range				0 to V _{REF}		V
Analog Input Impedance		At DC		500		kΩ
Input-Leakage Current		Measured at unselected input from 0 to VREF		±0.1		μA
Gain Error	GE	Includes reference error, AD1 = 0	-5		+5	%FS
Zero-Code Error	ZE			±2		mV
Differential Nonlinearity	DNL			±0.6		LSB
Integral Nonlinearity	INL			±0.6		LSB
Supply Current				210		μΑ
AUXILIARY DACs (DAC1, DAC2, D	AC3)					
Resolution	N		12			Bits
Integral Nonlinearity	INL	From code 100 to code 4000		±1.25		LSB
Differential Nonlinearity	DNL	Guaranteed monotonic from code 100 to code 4000 (Note 6)	-1.0	±0.65	+1.2	LSB
Output-Voltage Low	Vol	$R_L > 200 k\Omega$			0.2	V
Output-Voltage High	VoH	$R_L > 200 k\Omega$	2.57			V
DC Output Impedance		DC output at midscale		4		Ω
Settling Time		From code 1024 to code 3072, within ±10 LSB		1		μs
Glitch Impulse		From code 0 to code 4095		24		nV∙s
Rx ADC-Tx DAC TIMING CHARAC	TERISTICS	<u> </u>	-			
CLK Rise to Channel-I Output Data Valid	t _{DOI}	Figure 3 (Note 6)	4.9	7.9	11.5	ns
CLK Fall to Channel-Q Output Data Valid	t _{DOQ}	Figure 3 (Note 6)	6.1	9.1	13.2	ns
I-DAC DATA to CLK Fall Setup Time	t _{DSI}	Figure 3 (Note 6)	10			ns
Q-DAC DATA to CLK Rise Setup Time	t _{DSQ}	Figure 6 (Note 6)	10			ns
CLK Fall to I-DAC Data Hold Time	tDHI	Figure 6 (Note 6)	0			ns
		1	1			1

N/IXI/N

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=3V,\,OV_{DD}=1.8V,\,internal\,\,reference\,\,(1.024V),\,\,C_L\approx10pF$ on all digital outputs, $f_{CLK}=11MHz\,\,(50\%\,\,duty\,\,cycle),\,\,Rx\,\,ADC\,\,input\,\,amplitude=-0.5dBFS,\,\,Tx\,\,DAC\,\,output\,\,amplitude=0dBFS,\,\,V_{FS}=410mV,\,\,CM1=0,\,\,CM0=0,\,\,differential\,\,Rx\,\,ADC\,\,input,\,\,differential\,\,Tx\,\,DAC\,\,output,\,\,C_{REFP}=C_{REFN}=C_{COM}=0.33\mu F,\,\,C_L<5pF\,\,on\,\,all\,\,aux-DAC\,\,outputs,\,\,T_A=T_{MIN}\,\,to\,\,T_{MAX},\,\,unless\,\,otherwise\,\,noted.\,\,Typical\,\,values\,\,are\,\,at\,\,T_A=+25^{\circ}C.)\,\,(Note\,\,1)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CLK Rise to Q-DAC Data Hold Time	tDHQ	Figure 6 (Note 6)	0			ns
CLK Duty Cycle				50		%
CLK Duty-Cycle Variation				±15		%
Digital Output Rise/Fall Time		20% to 80%		2.4		ns
SERIAL-INTERFACE TIMING CHAI	RACTERISTI	CS (Figures 7 and 9, Note 6)				
Falling Edge of CS/WAKE to Rising Edge of First SCLK Time	tcss		10			ns
DIN to SCLK Setup Time	t _{DS}		10			ns
DIN to SCLK Hold Time	tDH		0			ns
SCLK Pulse-Width High	tсн		25			ns
SCLK Pulse-Width Low	tCL		25			ns
SCLK Period	tCP		50			ns
SCLK to CS/WAKE Setup Time	tcs		10			ns
CS/WAKE High Pulse Width	tcsw		80			ns
CS/WAKE High to DOUT Active High	tcsd	Bit AD0 set		200		ns
CS/WAKE High to DOUT Low (Aux-ADC Conversion Time)	tCONV	Bit AD0 set, no averaging, f _{CLK} = 11MHz, CLK divider = 4		4.3		μs
DOUT Low to CS/WAKE Setup Time	tDCS	Bit AD0, AD10 set		200		ns
SCLK Low to DOUT Data Out	tcD	Bit AD0, AD10 set			14.5	ns
CS/WAKE High to DOUT High Impedance	tCHZ	Bit AD0, AD10 set		200		ns
MODE-RECOVERY TIMING CHARA	ACTERISTICS	S (Figure 8)				
		From shutdown to Rx mode, ADC settles to within 1dB SINAD		500		
		From shutdown to Tx mode, DAC settles to within 10 LSB error		26		
Shutdown Wake-Up Time	twake,sd	From aux-ADC enable to aux-ADC start conversion		10		μs
		From shutdown to aux-DAC output valid		28		
		From shutdown to FD mode, ADC settles to within 1dB SINAD, DAC settles to within 10 LSB error		500		

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=3V,\,OV_{DD}=1.8V,\,internal\,\,reference\,\,(1.024V),\,\,C_L\approx10pF$ on all digital outputs, $f_{CLK}=11MHz$ (50% duty cycle), Rx ADC input amplitude = -0.5dBFS, Tx DAC output amplitude = 0dBFS, $V_{FS}=410mV,\,CM1=0,\,CM0=0,\,differential\,\,Rx\,\,ADC$ input, differential Tx DAC output, $C_{REFP}=C_{REFN}=C_{COM}=0.33\mu F,\,C_L<5pF$ on all aux-DAC outputs, $T_A=T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A=+25^{\circ}C.)$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		From idle to Rx mode with CLK present during idle, ADC settles to within 1dB SINAD		6.8		
Idle Wake-Up Time (With CLK)	twake,sto	From idle to Tx mode with CLK present during idle, DAC settles to 10 LSB error		5.0		μs
		From idle to FD mode, ADC settles to within 1dB SINAD, DAC settles to within 10 LSB error		6.8		
		From standby to Rx mode, ADC settles to within 1dB SINAD		7.2		
Standby Wake-Up Time	twake,st1	From standby to Tx mode, DAC settles to 10 LSB error		21.8		μs
		From standby to FD mode, ADC settles to within 1dB SINAD, DAC settles to within 10 LSB error		21.8		
Enable Time from Tx to Rx, Fast Mode	tenable,RX	ADC settles to within 1dB SINAD		0.1		μs
Enable Time from Rx to Tx, Fast Mode	tenable,tx	DAC settles to within 10 LSB error		1		μs
Enable Time from Tx to Rx, Slow Mode	tenable,RX	ADC settles to within 1dB SINAD		6.8		μs
Enable Time from Rx to Tx, Slow Mode	tenable,tx	DAC settles to within 10 LSB error		5		μs
INTERNAL REFERENCE (VREFIN =	V _{DD} ; V _{REFP} ,	V _{REFN} , V _{COM} levels are generated internal	lly)			
Positive Reference		VREFP - VCOM		0.256		V
Negative Reference		VREFN - VCOM		-0.256		V
Common-Mode Output Voltage	V _{COM}		V _{DD} / 2 - 0.15	V _{DD} / 2	V _{DD} / 2 + 0.15	٧
Maximum REFP/REFN/COM Source Current	ISOURCE			2		mA
Maximum REFP/REFN/COM Sink Current	ISINK			2		mA
Differential Reference Output	V _{REF}	VREFP - VREFN	+0.490	+0.512	+0.534	V
Differential Reference Temperature Coefficient	REFTC			±30		ppm/°C

ELECTRICAL CHARACTERISTICS (continued)


 $(V_{DD}=3V,\,OV_{DD}=1.8V,\,$ internal reference (1.024V), $C_L\approx 10pF$ on all digital outputs, $f_{CLK}=11MHz$ (50% duty cycle), Rx ADC input amplitude = -0.5dBFS, Tx DAC output amplitude = 0dBFS, $V_{FS}=410mV,\,$ CM1 = 0, CM0 = 0, differential Rx ADC input, differential Tx DAC output, $C_{REFP}=C_{REFN}=C_{COM}=0.33\mu F,\,$ $C_L<5pF$ on all aux-DAC outputs, $T_A=T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A=+25^{\circ}C.$) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN TYP	MAX	UNITS
BUFFERED EXTERNAL REFEREN	NCE (external	V _{REFIN} = 1.024V applied; V _{REFP} , V _{REFN} , V	_{COM} levels are gen	erated in	ternally)
Reference Input Voltage	V _{REFIN}		1.024		V
Differential Reference Output	V _{DIFF}	VREFP - VREFN	0.512		V
Common-Mode Output Voltage	V _{COM}		V _{DD} / 2		V
Maximum REFP/REFN/COM Source Current	ISOURCE		2		mA
Maximum REFP/REFN/COM Sink Current	ISINK		2		mA
REFIN Input Current			-0.7		μΑ
REFIN Input Resistance			500		kΩ
DIGITAL INPUTS (CLK, SCLK, DI	N, CS/WAKE,	DA9-DA0)			
Input High Threshold	VINH		0.7 x OV _{DD}		V
Input Low Threshold	V _{INL}		0.3	x OV _{DD}	V
legat landa ve	5	CLK, SCLK, DIN, $\overline{\text{CS}}$ /WAKE = OGND or OV _{DD}	-1	+1	4
Input Leakage	DI _{IN}	DA9-DA0 = OV _{DD}	-1	+1	μΑ
		DA9-DA0 = OGND	-5	+5	
Input Capacitance	DCIN		5		рF
DIGITAL OUTPUTS (AD9-AD0, DO	OUT)				
Output-Voltage Low	V _{OL}	I _{SINK} = 200µA	0.2	x OV _{DD}	V
Output-Voltage High	VoH	ISOURCE = 200µA	0.8 x OV _{DD}		V
Tri-State Leakage Current	ILEAK		-1	+1	μΑ
Tri-State Output Capacitance	Cout		5		рF

- Note 1: Specifications from $T_A = +25$ °C to +85°C guaranteed by production test. $T_A < +25$ °C guaranteed by design and characterization.
- Note 2: The minimum clock frequency (f_{CLK}) for the MAX19711 is 2MHz (typ). The minimum aux-ADC sample rate clock frequency (A_{CLK}) is determined by f_{CLK} and the chosen aux-ADC clock-divider value. The minimum aux-ADC A_{CLK} > 2MHz / 128 = 15.6kHz. The aux-ADC conversion time does not include the time to clock the serial data out of DOUT. The maximum conversion time (for no averaging, NAVG = 1) will be t_{CONV} (max) = (12 x 1 x 128) / 2MHz = 768µs.
- **Note 3:** SNR, SINAD, SFDR, HD3, and THD are based on a differential analog input voltage of -0.5dBFS referenced to the amplitude of the digital outputs. SINAD and THD are calculated using HD2 through HD6.
- **Note 4:** Crosstalk rejection is measured by applying a high-frequency test tone to one channel and a low-frequency tone to the second channel. FFTs are performed on each channel. The parameter is specified as the power ratio of the first and second channel FFT test tones.
- **Note 5:** Amplitude and phase matching are measured by applying the same signal to each channel, and comparing the two output signals using a sine-wave fit.
- Note 6: Guaranteed by design and characterization.


Typical Operating Characteristics

 $(V_{DD}=3V,~OV_{DD}=1.8V,~internal~reference~(1.024V),~C_{L}\approx10 pF$ on all digital outputs, $f_{CLK}=11.8 MHz~(50\%~duty~cycle),~Rx~ADC~input~amplitude=-0.5dBFS,~Tx~DAC~output~amplitude=0dBFS,~V_{FS}=410 mV,~CM1=0,~CM0=0,~differential~Rx~ADC~input,~differential~Tx~DAC~output,~C_{REFP}=C_{REFN}=C_{COM}=0.33 \mu F,~T_{A}=+25 ^{\circ}C,~unless~otherwise~noted.)$




Typical Operating Characteristics (continued)

 $(V_{DD}=3V,~OV_{DD}=1.8V,~internal~reference~(1.024V),~C_{L}\approx10 pF~on~all~digital~outputs,~f_{CLK}=11.8 MHz~(50\%~duty~cycle),~Rx~ADC~input~amplitude=-0.5 dBFS,~Tx~DAC~output~amplitude=0 dBFS,~V_{FS}=410 mV,~CM1=0,~CM0=0,~differential~Rx~ADC~input,~differential~Tx~DAC~output,~C_{REFP}=C_{REFN}=C_{COM}=0.33 \mu F,~T_{A}=+25 ^{\circ}C,~unless~otherwise~noted.)$




Typical Operating Characteristics (continued)

 $(V_{DD}=3V,\ OV_{DD}=1.8V,\ internal\ reference\ (1.024V),\ C_L\approx 10pF$ on all digital outputs, $f_{CLK}=11.8MHz$ (50% duty cycle), Rx ADC input amplitude = -0.5dBFS, Tx DAC output amplitude = 0dBFS, $V_{FS}=410mV$, CM1=0, CM0=0, differential Rx ADC input, differential Tx DAC output, $C_{REFP}=C_{REFN}=C_{COM}=0.33\mu F$, $T_{A}=+25^{\circ}C$, unless otherwise noted.)




Typical Operating Characteristics (continued)

 $(V_{DD}=3V,~OV_{DD}=1.8V,~internal~reference~(1.024V),~C_{L}\approx10 pF~on~all~digital~outputs,~f_{CLK}=11.8MHz~(50\%~duty~cycle),~Rx~ADC~input~amplitude=-0.5dBFS,~Tx~DAC~output~amplitude=0dBFS,~V_{FS}=410 mV,~CM1=0,~CM0=0,~differential~Rx~ADC~input,~differential~Tx~DAC~output,~C_{REFP}=C_{REFN}=C_{COM}=0.33 \mu F,~T_{A}=+25 ^{\circ}C,~unless~otherwise~noted.)$



Typical Operating Characteristics (continued)

 $(V_{DD}=3V,\ OV_{DD}=1.8V,\ internal\ reference\ (1.024V),\ C_L\approx 10pF$ on all digital outputs, $f_{CLK}=11.8MHz$ (50% duty cycle), Rx ADC input amplitude = -0.5dBFS, Tx DAC output amplitude = 0dBFS, $V_{FS}=410mV$, CM1=0, CM0=0, differential Rx ADC input, differential Tx DAC output, $C_{REFP}=C_{REFN}=C_{COM}=0.33\mu F$, $T_{A}=+25^{\circ}C$, unless otherwise noted.)



Pin Description

1 REFP Positive Reference Voltage Input Terminal. Bypass with a 0.33μF capacitor to GND as close to a spossible. 2, 8, 11, 39, 41, 47, 51 VDD Analog Supply Voltage. Bypass VDD to GND with a combination of a 2.2μF capacitor in parallel a 0.1μF capacitor. 3 IAP Channel-IA Positive Analog Input. For single-ended operation, connect signal source to IAP. 4 IAN Channel-IA Negative Analog Input. For single-ended operation, connect IAN to COM. 5, 7, 12, 40, 50 GND Analog Ground. Connect all GND pins to ground plane. 6 CLK Conversion Clock Input. Clock signal for both receive ADCs and transmit DACs. 9 QAN Channel-QA Negative Analog Input. For single-ended operation, connect QAN to COM. 10 QAP Channel-QA Positive Analog Input. For single-ended operation, connect signal source to QAP. 13–22 AD0–AD9 Receive ADC Digital Outputs. AD9 is the most significant bit (MSB) and AD0 is the least significated bit (LSB). 23 OGND Output-Driver Ground 24 OVDD Output-Driver Power Supply. Supply range from +1.8V to VDD. Bypass OVDD to OGND with a combination of a 2.2μF capacitor in parallel with a 0.1μF capacitor. Transmit DAC Digital Inputs. DA9 is the most significant bit (MSB) and DA0 is the least significated LSB). DA0–DA9 are internally pulled up to OVDD. 35 DOUT Aux-ADC Digital Output. Data is latched on the rising edge of SCLK.	with
41, 47, 51 ADD a 0.1µF capacitor. IAP Channel-IA Positive Analog Input. For single-ended operation, connect signal source to IAP. LAN Channel-IA Negative Analog Input. For single-ended operation, connect IAN to COM. Analog Ground. Connect all GND pins to ground plane. CLK Conversion Clock Input. Clock signal for both receive ADCs and transmit DACs. ANALOG GAN Channel-QA Negative Analog Input. For single-ended operation, connect QAN to COM. Channel-QA Positive Analog Input. For single-ended operation, connect signal source to QAP. ADD-AD9 Receive ADC Digital Outputs. AD9 is the most significant bit (MSB) and AD0 is the least signification bit (LSB). COND Output-Driver Ground OVDD Output-Driver Power Supply. Supply range from +1.8V to VDD. Bypass OVDD to OGND with a combination of a 2.2µF capacitor in parallel with a 0.1µF capacitor. Transmit DAC Digital Inputs. DA9 is the most significant bit (MSB) and DA0 is the least significant bit (LSB). DA0-DA9 are internally pulled up to OVDD. DOUT Aux-ADC Digital Output 35 DOUT Aux-ADC Digital Output 36 DIN 3-Wire Serial-Interface Data Input. Data is latched on the rising edge of SCLK.	
4 IAN Channel-IA Negative Analog Input. For single-ended operation, connect IAN to COM. 5, 7, 12, 40, 50 GND Analog Ground. Connect all GND pins to ground plane. 6 CLK Conversion Clock Input. Clock signal for both receive ADCs and transmit DACs. 9 QAN Channel-QA Negative Analog Input. For single-ended operation, connect QAN to COM. 10 QAP Channel-QA Positive Analog Input. For single-ended operation, connect signal source to QAP. 13–22 AD0–AD9 Receive ADC Digital Outputs. AD9 is the most significant bit (MSB) and AD0 is the least significant bit (LSB). 23 OGND Output-Driver Ground 24 OVDD Output-Driver Power Supply. Supply range from +1.8V to VDD. Bypass OVDD to OGND with a combination of a 2.2μF capacitor in parallel with a 0.1μF capacitor. 25–34 DA0–DA9 Transmit DAC Digital Inputs. DA9 is the most significant bit (MSB) and DA0 is the least significant (LSB). DA0–DA9 are internally pulled up to OVDD. 35 DOUT Aux-ADC Digital Output 36 DIN 3-Wire Serial-Interface Data Input. Data is latched on the rising edge of SCLK.	ant
5, 7, 12, 40, 50 GND Analog Ground. Connect all GND pins to ground plane. 6 CLK Conversion Clock Input. Clock signal for both receive ADCs and transmit DACs. 9 QAN Channel-QA Negative Analog Input. For single-ended operation, connect QAN to COM. 10 QAP Channel-QA Positive Analog Input. For single-ended operation, connect signal source to QAP. 13–22 AD0–AD9 Receive ADC Digital Outputs. AD9 is the most significant bit (MSB) and AD0 is the least significant bit (LSB). 23 OGND Output-Driver Ground 24 OVDD Output-Driver Power Supply. Supply range from +1.8V to VDD. Bypass OVDD to OGND with a combination of a 2.2μF capacitor in parallel with a 0.1μF capacitor. 25–34 DA0–DA9 Transmit DAC Digital Inputs. DA9 is the most significant bit (MSB) and DA0 is the least significant DAC Digital Output 35 DOUT Aux-ADC Digital Output 36 DIN 3-Wire Serial-Interface Data Input. Data is latched on the rising edge of SCLK.	ant
6 CLK Conversion Clock Input. Clock signal for both receive ADCs and transmit DACs. 9 QAN Channel-QA Negative Analog Input. For single-ended operation, connect QAN to COM. 10 QAP Channel-QA Positive Analog Input. For single-ended operation, connect signal source to QAP. 13–22 AD0–AD9 Receive ADC Digital Outputs. AD9 is the most significant bit (MSB) and AD0 is the least signific bit (LSB). 23 OGND Output-Driver Ground 24 OVDD Output-Driver Power Supply. Supply range from +1.8V to VDD. Bypass OVDD to OGND with a combination of a 2.2µF capacitor in parallel with a 0.1µF capacitor. 25–34 DA0–DA9 Transmit DAC Digital Inputs. DA9 is the most significant bit (MSB) and DA0 is the least significant (LSB). DA0–DA9 are internally pulled up to OVDD. 35 DOUT Aux-ADC Digital Output 36 DIN 3-Wire Serial-Interface Data Input. Data is latched on the rising edge of SCLK.	ant
9 QAN Channel-QA Negative Analog Input. For single-ended operation, connect QAN to COM. 10 QAP Channel-QA Positive Analog Input. For single-ended operation, connect signal source to QAP. 13–22 AD0–AD9 Receive ADC Digital Outputs. AD9 is the most significant bit (MSB) and AD0 is the least significant bit (LSB). 23 OGND Output-Driver Ground 24 OVDD Output-Driver Power Supply. Supply range from +1.8V to VDD. Bypass OVDD to OGND with a combination of a 2.2µF capacitor in parallel with a 0.1µF capacitor. 25–34 DA0–DA9 Transmit DAC Digital Inputs. DA9 is the most significant bit (MSB) and DA0 is the least significant bit (LSB). DA0–DA9 are internally pulled up to OVDD. 35 DOUT Aux-ADC Digital Output 36 DIN 3-Wire Serial-Interface Data Input. Data is latched on the rising edge of SCLK.	:ant
10 QAP Channel-QA Positive Analog Input. For single-ended operation, connect signal source to QAP. 13–22 AD0–AD9 Receive ADC Digital Outputs. AD9 is the most significant bit (MSB) and AD0 is the least significant bit (LSB). 23 OGND Output-Driver Ground 24 OVDD Output-Driver Power Supply. Supply range from +1.8V to VDD. Bypass OVDD to OGND with a combination of a 2.2µF capacitor in parallel with a 0.1µF capacitor. 25–34 DA0–DA9 Transmit DAC Digital Inputs. DA9 is the most significant bit (MSB) and DA0 is the least significant DA0–DA9 are internally pulled up to OVDD. 35 DOUT Aux-ADC Digital Output 36 DIN 3-Wire Serial-Interface Data Input. Data is latched on the rising edge of SCLK.	ant
13–22 AD0–AD9 Receive ADC Digital Outputs. AD9 is the most significant bit (MSB) and AD0 is the least significant bit (LSB). 23 OGND Output-Driver Ground 24 OVDD Output-Driver Power Supply. Supply range from +1.8V to VDD. Bypass OVDD to OGND with a combination of a 2.2μF capacitor in parallel with a 0.1μF capacitor. 25–34 DA0–DA9 Transmit DAC Digital Inputs. DA9 is the most significant bit (MSB) and DA0 is the least significant bit (LSB). DA0–DA9 are internally pulled up to OVDD. 35 DOUT Aux-ADC Digital Output 36 DIN 3-Wire Serial-Interface Data Input. Data is latched on the rising edge of SCLK.	ant
bit (LSB). 23 OGND Output-Driver Ground 24 OVDD Output-Driver Power Supply. Supply range from +1.8V to VDD. Bypass OVDD to OGND with a combination of a 2.2µF capacitor in parallel with a 0.1µF capacitor. 25–34 DA0–DA9 Transmit DAC Digital Inputs. DA9 is the most significant bit (MSB) and DA0 is the least significant (LSB). DA0–DA9 are internally pulled up to OVDD. 35 DOUT Aux-ADC Digital Output 36 DIN 3-Wire Serial-Interface Data Input. Data is latched on the rising edge of SCLK.	ant
OVDD Output-Driver Power Supply. Supply range from +1.8V to VDD. Bypass OVDD to OGND with a combination of a 2.2µF capacitor in parallel with a 0.1µF capacitor. DA0-DA9 Transmit DAC Digital Inputs. DA9 is the most significant bit (MSB) and DA0 is the least significant bit (LSB). DA0-DA9 are internally pulled up to OVDD. DOUT Aux-ADC Digital Output 36 DIN 3-Wire Serial-Interface Data Input. Data is latched on the rising edge of SCLK.	
combination of a 2.2μF capacitor in parallel with a 0.1μF capacitor. 25–34 DA0–DA9 Transmit DAC Digital Inputs. DA9 is the most significant bit (MSB) and DA0 is the least significant (LSB). DA0–DA9 are internally pulled up to OV _{DD} . 35 DOUT Aux-ADC Digital Output 36 DIN 3-Wire Serial-Interface Data Input. Data is latched on the rising edge of SCLK.	
25–34 (LSB). DA0–DA9 are internally pulled up to OV _{DD} . 35 DOUT Aux-ADC Digital Output 36 DIN 3-Wire Serial-Interface Data Input. Data is latched on the rising edge of SCLK.	
36 DIN 3-Wire Serial-Interface Data Input. Data is latched on the rising edge of SCLK.	nt bit
27 CCLV 2 Wire Cariel Interface Cleak Innert	
37 SCLK 3-Wire Serial-Interface Clock Input	
38 \overline{\overline{\sigma}} \overline{\sigma} \sigma	=
42 ADC2 Selectable Auxiliary ADC Analog Input 2	
43 ADC1 Selectable Auxiliary ADC Analog Input 1	
44 DAC3 Auxiliary DAC3 Analog Output (V _{OUT} = 0 at Power-Up)	
45 DAC2 Auxiliary DAC2 Analog Output (V _{OUT} = 0 at Power-Up)	
46 DAC1 Auxiliary DAC1 Analog Output (AFC DAC, V _{OUT} = 1.1V at Power-Up)	
48 IDN Tx Path Channel-ID Differential Negative Output	
49 IDP Tx Path Channel-ID Differential Positive Output	
52 QDN Tx Path Channel-QD Differential Negative Output	
53 QDP Tx Path Channel-QD Differential Positive Output	
54 REFIN Reference Input. Connect to V _{DD} for internal reference.	
55 COM Common-Mode Voltage I/O. Bypass COM to GND with a 0.33µF capacitor.	
REFN Negative Reference Voltage Input Terminal. Rx ADC conversion range is ±(V _{REFP} - V _{REFN}). Byς	oass
EP Exposed Paddle. Exposed paddle is internally connected to GND. Connect EP to the GND plan	

Detailed Description

The MAX19711 integrates a dual, 10-bit Rx ADC and a dual, 10-bit Tx DAC with CDMA baseband filters while providing ultra-low power and high dynamic performance at 11Msps conversion rate. The Rx ADC analog

input amplifiers are fully differential and accept 1.024VP-P full-scale signals. The Tx DAC analog outputs are fully differential with selectable ±410mV or ±500mV full-scale output, selectable common-mode DC level, and adjustable channel ID-QD offset trim.

The MAX19711 integrates three 12-bit auxiliary DACs (aux-DACs) and a 10-bit, 333ksps auxiliary ADC (aux-ADC) with 4:1 input multiplexer. The aux-DAC channels feature 1µs settling time for fast AGC, VGA, and AFC level setting. The aux-ADC features data averaging to reduce processor overhead and a selectable clock-divider to program the conversion rate.

The MAX19711 includes a 3-wire serial interface to control operating modes and power management. The serial interface is SPI™ and MICROWIRE™ compatible. The MAX19711 serial interface selects shutdown, idle, standby, FD, transmit (Tx), and receive (Rx) modes, as well as controls aux-DAC and aux-ADC channels.

The MAX19711 features two independent, high-speed, 10-bit buses for the Rx ADC and Tx DAC, which allow full-duplex (FD) operation for frequency-division duplex applications. Each bus can be disabled to optimize

MICROWIRE is a trademark of National Semiconductor Corp. SPI is a trademark of Motorola, Inc.

power management through the 3-wire interface. The MAX19711 operates from a single 2.7V to 3.3V analog supply and a 1.8V to 3.3V digital supply.

Dual 10-Bit Rx ADC

The ADC uses a seven-stage, fully differential, pipelined architecture that allows for high-speed conversion while minimizing power consumption. Samples taken at the inputs move progressively through the pipeline stages every half clock cycle. Including the delay through the output latch, the total clock-cycle latency is 5 clock cycles for channel IA and 5.5 clock cycles for channel QA. The ADC full-scale analog input range is $\pm V_{REF}$ with a V_{DD} / 2 ($\pm 0.8V$) common-mode input range. VREF is the difference between VREFP and VREFN. See the Reference Configurations section for details.

Input Track-and-Hold (T/H) Circuits

Figure 1 displays a simplified diagram of the Rx ADC input track-and-hold (T/H) circuitry. Both ADC inputs




Figure 1. Rx ADC Internal T/H Circuits

Table 1. Rx ADC Output Codes vs. Input Voltage

DIFFERENTIAL INPUT VOLTAGE	DIFFERENTIAL INPUT (LSB)	OFFSET BINARY (AD0-AD9)	OUTPUT DECIMAL CODE		
V _{REF} x 512/512	511 (+Full Scale - 1 LSB)	11 1111 1111	1023		
V _{REF} x 511/512	510 (+Full Scale - 2 LSB)	11 1111 1110	1022		
V _{REF} x 1/512	+1	10 0000 0001	513		
V _{REF} x 0/512	0 (Bipolar Zero)	10 0000 0000	512		
-V _{REF} x 1/512	-1 01 1111 1111		511		
-V _{REF} x 511/512	-511 (-Full Scale +1 LSB)	00 0000 0001	1		
-V _{REF} x 512/512	-512 (-Full Scale)	00 0000 0000	0		




Figure 2. Rx ADC Transfer Function

(IAP, QAP, IAN, and QAN) can be driven either differentially or single-ended. Match the impedance of IAP and IAN, as well as QAP and QAN, and set the input signal common-mode voltage within the V_{DD} / 2 (±800mV) Rx ADC range for optimum performance.

Rx ADC System Timing Requirements

Figure 3 shows the relationship between the clock, analog inputs, and the resulting output data. Channels IA and QA are sampled on the rising edge of the clock signal (CLK) and the resulting data is multiplexed at the AD0–AD9 outputs. Channel IA data is updated on the rising edge and channel QA data is updated on the falling edge of CLK. Including the delay through the output

latch, the total clock-cycle latency is 5 clock cycles for channel IA and 5.5 clock cycles for channel QA.

Digital Output Data (AD0-AD9)

AD0–AD9 are the Rx ADC digital logic outputs of the MAX19711. The logic level is set by OVDD from 1.8V to VDD. The digital output coding is offset binary (Table 1). Keep the capacitive load on the digital outputs AD0–AD9 as low as possible (< 15pF) to avoid large digital currents feeding back into the analog portion of the MAX19711 and degrading its dynamic performance. Buffers on the digital outputs isolate the outputs from heavy capacitive loads. Adding 100 Ω resistors in series with the digital outputs close to the MAX19711 will help improve ADC performance. Refer to the MAX19711EVKIT schematic for an example of the digital outputs driving a digital buffer through 100 Ω series resistors.

During SHDN, IDLE, STBY, SPI2, and SPI4 states, digital outputs AD0–AD9 are tri-stated.

Dual 10-Bit Tx DAC and Transmit Path

The dual 10-bit digital-to-analog converters (Tx DACs) operate with clock speeds up to 11MHz. The Tx DAC digital inputs, DA0–DA9, are multiplexed on a single 10-bit transmit bus. The voltage reference determines the Tx path full-scale voltage at IDP, IDN and QDP, QDN analog outputs. See the *Reference Configurations* section for setting the reference voltage. Each Tx path output channel integrates a lowpass filter tuned to meet the CDMA spectral mask requirements.

The CDMA filters are tuned for 1.3MHz cutoff frequency and > 64dBc image rejection at f $_{IMAGE} = 4.285$ MHz, f $_{OUT} = 630$ kHz, and f $_{CLK} = 4.915$ MHz. See Figure 4 for an illustration of the filter frequency response.

Buffer amplifiers follow the CDMA filters. The amplifier outputs (IDN, IDP, QDN, QDP) are biased at an adjustable common-mode DC level and designed to drive a differen-




Figure 3. Rx ADC System Timing Diagram

Table 2. Tx Path Output Voltage vs. Input Codes

(Internal Reference Mode VREFDAC = 1.024V, External Reference Mode VREFDAC = VREFIN, VFS = 410 for 820mV_{P-P} Full Scale and V_{FS} = 500 for 1V_{P-P} Full Scale)

DIFFERENTIAL OUTPUT VOLTAGE (V)	OFFSET BINARY (DA0-DA9)	INPUT DECIMAL CODE
$(V_{FS})\frac{V_{REFDAC}}{1024} \times \frac{1023}{1023}$	11 1111 1111	1023
$(V_{FS}) \frac{V_{REFDAC}}{1024} \times \frac{1021}{1023}$	11 1111 1110	1022
$(V_{FS})\frac{V_{REFDAC}}{1024} \times \frac{3}{1023}$	10 0000 0001	513
$(V_{FS})\frac{V_{REFDAC}}{1024} \times \frac{1}{1023}$	10 0000 0000	512
$(V_{FS}) \frac{-V_{REFDAC}}{1024} \times \frac{1}{1023}$	01 1111 1111	511
$(V_{FS}) \frac{-V_{REFDAC}}{1024} \times \frac{1021}{1023}$	00 0000 0001	1
$(V_{FS}) \frac{-V_{REFDAC}}{1024} \times \frac{1023}{1023}$	00 0000 0000	0

tial input stage with $\geq 70 k\Omega$ input impedance. This simplifies the analog interface between RF quadrature upconverters and the MAX19711. Many RF upconverters require a 0.86V to 1.36V common-mode bias. The MAX19711 common-mode DC bias eliminates discrete level-setting resistors and code-generated level shifting while preserving the full dynamic range of each Tx DAC.

The Tx DAC differential analog outputs cannot be used in single-ended mode because of the internally generated common-mode DC level. Table 2 shows the

Tx path output voltage vs. input codes. Table 11 shows the selection of DC common-mode levels. See Figure 5 for an illustration of the Tx DAC analog output levels.

The buffer amplifiers also feature a programmable full-scale output level of ±410mV or ±500mV and independent DC offset trim on each ID–QD channel. Both features are configured through the SPI interface. The DC offset correction is used to optimize sideband and carrier suppression in the Tx signal path (see Tables 8 and 10).




Figure 4. TD-SCDMA Filter Frequency Response

Tx DAC Timing

Figure 6 shows the relationship among the clock, input data, and analog outputs. Channel ID data is latched on the falling edge of the clock signal, and channel QD data is latched on the rising edge of the clock signal, at which point both ID and QD outputs are simultaneously updated.

3-Wire Serial Interface and Operation Modes

The 3-wire serial interface controls the MAX19711 operation modes as well as the three 12-bit aux-DACs and the 10-bit aux-ADC. Upon power-up, program the MAX19711 to operate in the desired mode. Use the 3-wire serial interface to program the device for shutdown, idle, standby, FD, Rx, Tx, aux-DAC controls, or aux-ADC conversion. A 16-bit data register sets the mode control as shown in Table 3. The 16-bit word is composed of four control bits (A3–A0) and 12 data bits (D11–D0). Data is shifted in MSB first (D11) and LSB last (A0) format. Table 4 shows the MAX19711 power-management modes. Table 5 shows the SPI-controlled Tx, Rx, and FD modes. The serial interface remains active in all modes.

SPI Register Description

Program the control bits, A3–A0, in the register as shown in Table 3 to select the operating mode. Modify A3–A0 bits to select from ENABLE-16, Aux-DAC1, Aux-DAC2, Aux-DAC3, IOFFSET, QOFFSET, COMSEL, Aux-ADC, ENABLE-8, and WAKEUP-SEL modes. ENABLE-16 is the default operating mode (see Table 6). This mode allows for shutdown, idle, and standby states as well as switching

between FAST, SLOW, Rx and Tx modes. Tables 4 and 5 show the required SPI settings for each mode.

In ENABLE-16 mode, the aux-DACs have independent control bits E4, E5, and E6, bit E7 sets the Tx path full-scale outputs, and bit E9 enables the aux-ADC. Table 7 shows the auxiliary DAC enable codes. Table 8 shows the full-scale output selection. Table 9 shows the auxiliary ADC enable code. Bits E11 and E10 are reserved. Program bits E11 and E10 to logic-low. Bits E3 and E8 are not used.

Modes Aux-DAC1, Aux-DAC2, and Aux-DAC3 select the aux-DAC channels named DAC1, DAC2, and DAC3 and hold the data inputs for each DAC. Bits _D11__D0 are the data inputs for each aux-DAC and can be programmed through SPI. The MAX19711 also includes two 6-bit registers that can be programmed to adjust the offsets for the Tx path ID and QD channels independently (see Table 10). Use the COMSEL mode to select the output common-mode voltage with bits CM1 and CM0 (see Table 11). Use Aux-ADC mode to start the auxiliary ADC conversion (see the 10-Bit, 333ksps Auxiliary ADC section for details). Use ENABLE-8 mode for faster enable and switching between shutdown, idle, and standby states as well as switching between FAST, SLOW, Rx and Tx modes and the FD mode.

The WAKEUP-SEL register selects the operating mode that the MAX19711 is to enter immediately after coming out of shutdown (Table 12). See the *Wake-Up Function* section for more information.




Figure 5. Tx DAC Common-Mode DC Level at IDN, IDP or QDN, QDP Differential Outputs




Figure 6. Tx DAC System Timing Diagram

Table 3. MAX19711 Mode Control

REGISTER	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	А3	A2	A 1	Α0
NAME	(MSB)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 (LSB)
ENABLE-16	E11 = 0 Reserved	E10 = 0 Reserved	E9		E7	E6	E5	E4	_	E2	E1	E0	0	0	0	0
Aux-DAC1	1D11	1D10	1D9	1D8	1D7	1D6	1D5	1D4	1D3	1D2	1D1	1D0	0	0	0	1
Aux-DAC2	2D11	2D10	2D9	2D8	2D7	2D6	2D5	2D4	2D3	2D2	2D1	2D0	0	0	1	0
Aux-DAC3	3D11	3D10	3D9	3D8	3D7	3D6	3D5	3D4	3D3	3D2	3D1	3D0	0	0	1	1
IOFFSET	_		_	_	_	_	105	104	IO3	102	IO1	100	0	1	0	0
QOFFSET	_	1					Q05	Q04	QO3	Q02	Q01	QOO	0	1	0	1
COMSEL	_								_		CM1	CM0	0	1	1	0
Aux-ADC	AD11 = 0 Reserved	AD10	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	0	1	1	1
ENABLE-8	_		_	_	_	_	_	_	_	E2	E1	E0	1	0	0	0
WAKEUP-SEL	_		_	_	_	_	_	_	_	W2	W1	WO	1	0	0	1

^{— =} Not used.

Table 4. Power-Management Modes

	ADDI	RESS			DATA	BITS			FUNCTION (POWER			
А3	A2	A 1	Α0	E9*	E2	E1	E0	MODE	MANAGEMENT)	DESCRIPTION	COMMENT	
				1	0	0	0	SHDN	SHUTDOWN	Rx ADC = OFF Tx DAC = OFF (TX DAC outputs at 0V) Aux-DAC = OFF Aux-ADC = OFF CLK = OFF REF = OFF	Device is in complete shutdown.	
	0000 (16-Bit Mode) or 1000 (8-Bit Mode)		X**	0	0	1	IDLE	IDLE	Rx ADC = OFF Tx DAC = OFF (TX DAC outputs at 0V) Aux-DAC = Last State CLK = ON REF = ON	Fast turn-on time. Moderate idle power.		
			X**	0	1	0	STBY	STANDBY	Rx ADC = OFF Tx DAC = OFF (TX DAC outputs at 0V) Aux-DAC = Last State CLK = OFF REF = ON	Slow turn-on time. Low standby power.		

X = Don't care.

^{**}In IDLE and STBY modes, the Aux-ADC can be turned on or off.



^{*}Bit E9 is not available in 8-bit mode.

Table 5. MAX19711 Tx, Rx, and FD Control Using SPI Commands

	ADDF	RESS		DA	TA B	TS	MODE	FUNCTION	DESCRIPTION	COMMENT		
А3	A2	A1	A 0	E2	E1	E0	MODE	(Tx-Rx SWITCHING SPEED)	DESCRIPTION	COMMENT		
	0000 (16-Bit Mode) and 1000 (8-Bit Mode)			0	1	1	SPI1-Rx	SLOW	Rx Mode: Rx ADC = ON Rx Bus = Enabled Tx DAC = OFF (Tx DAC outputs at 0V) Tx Bus = OFF (all inputs are pulled high)	Slow transition to Tx mode from this mode. Low power.		
						1	0	0	SPI2-Tx	SLOW	Tx Mode: Rx ADC = OFF Rx Bus = Tri-state Tx DAC = ON Tx Bus = ON	Slow transition to Rx mode from this mode. Low power.
				1	0	1	SPI3-Rx	FAST	Rx Mode: Rx ADC = ON Rx Bus = Enabled Tx DAC = ON (Tx DAC outputs at midscale) Tx Bus = OFF (all inputs are pulled high)	Fast transition to Tx mode from this mode. Moderate power.		
				1	1	0	SPI4-Tx	FAST	Tx Mode: Rx ADC = ON Rx Bus = Tri-state Tx DAC = ON Tx Bus = ON	Fast transition to Rx mode from this mode. Moderate power.		
				1	1	1	FD	FAST	FD Mode: Rx ADC = ON Rx Bus = ON Tx DAC = ON Tx Bus = ON	Default Mode Fast transition to any mode. Moderate power.		

Shutdown mode offers the most dramatic power savings by shutting down all the analog sections (including the reference) of the MAX19711. In shutdown mode, the Rx ADC digital outputs are in tri-state mode, the Tx DAC digital inputs are internally pulled to OVDD, and the Tx DAC outputs are at 0V. When the Rx ADC outputs transition from tri-state to active mode, the last converted word is placed on the digital output bus. The Tx DAC previously stored data is lost when coming out of shutdown mode. The wake-up time from shutdown mode is dominated by the time required to charge the capacitors at REFP, REFN, and COM. In internal refer-

ence mode and buffered external reference mode, the wake-up time is typically 500µs to enter Rx mode, 26µs to enter Tx mode, and 500µs to enter FD mode.

In all operating modes the Tx DAC inputs DA0–DA9 are internally pulled to OV_{DD} . To reduce the supply current of the MAX19711 in shutdown mode do not pull DA0–DA9 low. This consideration is especially important in shutdown mode to achieve the lowest quiescent current.

In idle mode, the reference and clock distribution circuits are powered, but all other functions are off. The

Table 6. MAX19711 Default (Power-On) Register Settings

DEGISTED	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		
REGISTER NAME	16 (MSB)	15	14	13	12	11	10	9	8	7	6	5		
			0		0	0	0	0		1	1	1		
ENABLE-16	0	0	Aux-ADC = ON	_	V _{FS} = ±410mV		ux-DAC1 x-DAC3 =		_	FD mode				
Aux-DAC1	0	1	1	0	1	0	0	0	1	1	0	0		
AUX-DACT					DA	AC1 outpu	it set to 1.	1V						
Aux-DAC2	0	0	0	0	0	0	0	0	0	0	0	0		
714X 27102					1		ut set to 0		ı		ı			
Aux-DAC3	0	0	0	0	0	0	0	0	0	0	0	0		
			DAC3 output set to 0V											
IOFFSET	_	_	_	_	_	_	0	0	0	0	0	0		
										o offset or				
QOFFSET	_	_	_	_	_	_	0	0	0	0	0	0		
								No	offset on	n channel QD				
COMSEL	_	_	_	_	_	_	_			_	0	0		
											VCOMD	= 1.36V		
		0	0	0	0	0	0	0	0	0	0	0		
Aux-ADC	0		Aux		N, Conver veraging =						C1,			
ENABLE-8										1	1	1		
ENABLE-0		_		_							FD mode			
WAKEUP-SEL							_			1	1	1		
WAREUF-SEL	_		_	_	_	_	_	_		Wake-up	o state = F	D mode		

Table 7. Aux-DAC Enable Table (ENABLE-16 Mode)

E6	E5	E4	Aux-DAC3	Aux-DAC2	Aux-DAC1
0	0	0	ON	ON	ON
0	0	1	ON	ON	OFF
0	1	0	ON	OFF	ON
0	1	1	ON	OFF	OFF
1	0	0	OFF	ON	ON
1	0	1	OFF	ON	OFF
1	1	0	OFF	OFF	ON
1	1	1	OFF	OFF	OFF
0	0	0		Default mode	

Table 8. Tx Path Full-Scale Select (ENABLE-16 Mode)

E7	Tx-PATH OUTPUT FULL SCALE
0 (Default)	±410mV
1	±500mV

Table 9. Aux-ADC Enable Table (ENABLE-16 Mode)

E9	SELECTION
0 (Default)	Aux-ADC is Powered ON
1	Aux-ADC is Powered OFF

Table 10. Offset Control Bits for ID and QD Channels (IOFFSET or QOFFSET Mode)

BITS	O5-IO0 WHEN IN	OFFSET MODE, E	BITS QO5-QO0 W	HEN IN QOFFSET	MODE	OFFSET 1 LSB =
IO5/QO5	IO4/QO4	IO3/QO3	IO2/QO2	IO1/QO1	IO0/QO0	(VFS _{P-P} / 1023)
1	1	1	1	1	1	-31 LSB
1	1	1	1	1	0	-30 LSB
1	1	1	1	0	1	-29 LSB
•	•	•	•	•	•	•
•	•	•	•	•	•	•
•	•	•	•	•	•	•
1	0	0	0	1	0	-2 LSB
1	0	0	0	0	1	-1 LSB
1	0	0	0	0	0	0mV
0	0	0	0	0	0	0mV (Default)
0	0	0	0	0	1	1 LSB
0	0	0	0	1	0	2 LSB
•	•	•	•	•	•	•
•	•	•	•	•	•	•
•	•	•	•	•	•	•
0	1	1	1	0	1	29 LSB
0	1	1	1	1	0	30 LSB
0	1	1	1	1	1	31 LSB

Note: For transmit full-scale select of $\pm 410 \text{mV}$: $1 \text{ LSB} = (820 \text{mV}_{P-P} / 1023) = 0.8016 \text{mV}$. For transmit full scale select of $\pm 500 \text{mV}$: $1 \text{ LSB} = (10 \text{N}_{P-P} / 1023) = 0.9775 \text{mV}$.

Table 11. Common-Mode Select (COMSEL Mode)

CM1	СМО	Tx PATH OUTPUT COMMON MODE (V)
0	0	1.36 (Default)
0	1	1.20
1	0	1.15
1	1	0.86

Rx ADC outputs AD0-AD9 are forced to tri-state. The Tx DAC DA0-DA9 inputs are internally pulled to OV_{DD} , while the Tx DAC outputs are at 0V. The wake-up time is 6.8µs to enter Rx mode, 5µs to enter Tx mode, and 6.8µs to enter FD mode. When the Rx ADC outputs transition from tri-state to active, the last converted word is placed on the digital output bus.

In standby mode, the reference is powered but all other device functions are off. The wake-up time from standby mode is 7.2µs to enter Rx mode, 21.8µs to enter Tx mode, and 21.8µs to enter FD mode. When the Rx ADC outputs transition from tri-state to active, the last converted word is placed on the digital output bus.

Table 12. WAKEUP-SEL Register

W2	W1	wo	POWER MODE AFTER WAKE-UP (WAKE-UP STATE)
0	0	0	Invalid Value. This value is ignored when inadvertently written to the WAKEUP-SEL register.
0	0	1	IDLE
0	1	0	STBY
0	1	1	SPI1-SLOW Rx
1	0	0	SPI2-SLOW Tx
1	0	1	SPI3-FAST Rx
1	1	0	SPI4-FAST Tx
1	1	1	FD (Default)

FAST and SLOW Rx and Tx Modes

The MAX19711 features FAST and SLOW modes for switching between Rx and Tx operation. In FAST Tx mode, the Rx ADC core is powered on but the ADC digital outputs AD0–AD9 are tri-stated. The Tx DAC digital bus is active and the DAC core is fully operational.

In FAST Rx mode, the Tx path (DAC core and Tx filter) is powered on. The Tx path outputs are set to midscale. In this mode, the Tx DAC input bus is disconnected from the DAC core and DAO-DA9 are internally pulled to OV_{DD}. The Rx ADC digital bus is active and the ADC core is fully operational.

In FAST mode, the switching time from Tx to Rx, or Rx to Tx is minimized because the converters are on and do not have to recover from a power-down state. In FAST mode, the switching time from Rx to Tx is 1µs and Tx to Rx is 0.1µs. Power consumption is higher in FAST mode because both Tx and Rx cores are always on.

In SLOW Tx mode, the Rx ADC core is powered off and the ADC digital outputs AD0–AD9 are tri-stated. The Tx DAC digital bus is active and the DAC core is fully operational. In SLOW Rx mode, the Tx DAC core is powered off. The Tx path outputs are set to 0. In SLOW Rx mode, the Tx DAC input bus is disconnected from the DAC core and DA0–DA9 are internally pulled to OVDD. The Rx ADC digital bus is active and the ADC core is fully operational. The switching times for SLOW modes are 5 μ s for Rx to Tx and 6.8 μ s for Tx to Rx.

Power consumption in SLOW Tx mode is 34.5mW, and 24.3mW in SLOW Rx mode. Power consumption in FAST Tx mode is 42.3mW, and 41.4mW in FAST Rx mode.

FD Mode

The MAX19711 features an FD mode, which is ideal for applications supporting frequency-division duplex. In FD mode, both Rx ADC and Tx DAC, as well as their respective digital buses, are active and the device can receive and transmit simultaneously. Switching from FD mode to Rx (0.1µs) or Tx (1µs) modes is fast since the on-board converters are already powered. Consequently, power consumption in this mode is the maximum of all operating modes. In FD mode the MAX19711 consumes 42.75mW.

Wake-Up Function

The MAX19711 uses the SPI interface to control the operating modes of the device including the shutdown and wake-up functions. Once the device has been placed in shutdown through the appropriate SPI command, the first pulse on CS/WAKE performs a wake-up function. At the first rising edge of CS/WAKE, the MAX19711 is forced to a preset operating mode determined by the WAKEUP-SEL register. This mode is termed the wake-up state. If the WAKEUP-SEL register has not been programmed, the wake-up state for the MAX19711 is FD mode by default (Tables 6, 12). The WAKEUP-SEL register cannot be programmed with W2 = 0, W1 = 0, and W0 = 0. If this value is inadvertently written to the device, it is ignored and the register continues to store its previous value. Upon wake-up, the MAX19711 enters the power mode determined by the WAKEUP-SEL register, however, all other settings (Tx DAC offset, Tx DAC common-mode voltage, aux-DAC settings, aux-ADC state) are restored to their values prior to shutdown.

The only SPI line that is monitored by the MAX19711 during shutdown is $\overline{\text{CS}}/\text{WAKE}$. Any information transmitted to the MAX19711 concurrent with the $\overline{\text{CS}}/\text{WAKE}$ wake-up pulse is ignored.

SPI Timina

The serial digital interface is a standard 3-wire connection $\overline{\text{CS}}/\text{WAKE}$, SCLK, DIN) compatible with SPI/QSPITM/MICROWIRE/DSP interfaces. Set $\overline{\text{CS}}/\text{WAKE}$ low to enable the serial data loading at DIN or output at DOUT. Following a $\overline{\text{CS}}/\text{WAKE}$ high-to-low transition, data is shifted synchronously, most significant bit first, on the rising edge of the serial clock (SCLK). After 16 bits are loaded into the serial input register, data is transferred to the latch when $\overline{\text{CS}}/\text{WAKE}$ transitions high. $\overline{\text{CS}}/\text{WAKE}$ must transition high for a minimum of 80ns before the next write

QSPI is a trademark of Motorola, Inc.




Figure 7. Serial-Interface Timing Diagram

sequence. SCLK can idle either high or low between transitions. Figure 7 shows the detailed timing diagram of the 3-wire serial interface.

Mode-Recovery Timing

Figure 8 shows the mode-recovery timing diagram. twake is the wake-up time when exiting shutdown, idle, or standby mode and entering Rx, Tx, or FD mode. tenable is the recovery time when switching between either Rx or Tx mode. twake or tenable is the time for the Rx ADC to settle within 1dB of specified SINAD performance and Tx DAC settling to 10 LSB error. twake and tenable times are measured after either the 16-bit serial command is latched into the MAX19711 by a CS/WAKE transition high. In FAST mode, the recovery time is 0.1µs to switch to Rx mode and 1µs to switch to Tx mode.

System Clock Input (CLK)

Both the Rx ADC and Tx DAC share the CLK input. The CLK input accepts a CMOS-compatible signal level set by OVDD from 1.8V to VDD. Since the interstage conversion of the device depends on the repeatability of the rising and falling edges of the external clock, use a clock with low jitter and fast rise and fall times (< 2ns). Specifically, sampling occurs on the rising edge of the clock signal, requiring this edge to provide the lowest possible jitter. Any significant clock jitter limits the SNR performance of the on-chip Rx ADC as follows:

$$SNR = 20 \times log \left(\frac{1}{2 \times \pi \times f_{|N|} \times t_{AJ}} \right)$$

where $f_{\mbox{\scriptsize IN}}$ represents the analog input frequency and $t_{\mbox{\scriptsize AJ}}$ is the time of the clock jitter.

Clock jitter is especially critical for undersampling applications. Consider the clock input as an analog input

and route away from any analog input or other digital signal lines. The MAX19711 clock input operates with an OV_{DD} / 2 voltage threshold and accepts a 50% \pm 15% duty cycle.

When the clock signal is stopped at CLK input (CLK = 0V or OVDD), all internal registers hold their last value and the MAX19711 saves the last power-management mode or Tx/Rx/FD command. All converter circuits (Rx ADC, Tx DAC, aux-ADC, and aux-DACs) hold their last value. When the clock signal is restarted at CLK, allow 7.2µs (clock wake-up time) for the internal clock circuitry to settle before updating the Tx DAC, reading a valid Rx ADC conversion result, or starting an aux-ADC conversion. This ensures the converters (Rx ADC, Tx DAC, aux-ADC) meet all dynamic performance specifications. The aux-DAC channels are not dependent on CLK, so they may be updated when CLK is idle.

12-Bit, Auxiliary Control DACs

The MAX19711 includes three 12-bit aux-DACs (DAC1, DAC2, DAC3) with 1µs settling time for controlling variable-gain amplifier (VGA), automatic gain-control (AGC), and automatic frequency-control (AFC) functions. The aux-DAC output range is 0.2V to 2.57V as defined by VOH - VOL. During power-up, the VGA and AGC outputs (DAC2 and DAC3) are at zero. The AFC DAC (DAC1) is at 1.1V during power-up. The aux-DACs can be independently controlled through the SPI bus, except during SHDN mode where the aux-DACs are turned off completely and the output voltage is set to zero. In STBY and IDLE modes the aux-DACs maintain the last value. On wake-up from SHDN, the aux-DACs resume the last values.

Loading on the aux-DAC outputs should be carefully observed to achieve specified settling time and stability. The capacitive load must be kept to a maximum of 5pF including package and trace capacitance. The




Figure 8. Mode-Recovery Timing Diagram

resistive load must be greater than $200k\Omega$. If capacitive loading exceeds 5pF, then add a $10k\Omega$ resistor in series with the output. Adding the series resistor helps drive larger load capacitance (< 15pF) at the expense of slower settling time.

10-Bit, 333ksps Auxiliary ADC

The MAX19711 integrates a 333ksps, 10-bit aux-ADC with an input 4:1 multiplexer. In the aux-ADC mode register, setting bit AD0 begins a conversion with the auxiliary ADC. Bit ADO automatically clears when the conversion is complete. Setting or clearing AD0 during a conversion has no effect (see Table 13). Bit AD1 determines the internal reference of the auxiliary ADC (see Table 14). Bits AD2 and AD3 determine the auxiliary ADC input source (see Table 15). Bits AD4, AD5, and AD6 select the number of averages taken when a single start-convert command is given. The conversion time increases as the number of averages increases (see Table 16). The conversion clock can be divided down from the system clock by properly setting bits AD7, AD8, and AD9 (see Table 17). The aux-ADC output data can be written out of DOUT by setting bit AD10 high (see Table 18).

The aux-ADC features a 4:1 input multiplexer to allow measurements on four input sources. The input sources are selected by AD3 and AD2 (see Table 15). Two of the multiplexer inputs (ADC1 and ADC2) can be connected to external sources such as an RF power detector like the MAX2208 or temperature sensor like the MAX6613. The other two multiplexer inputs are internal

Table 13. Auxiliary ADC Convert

AD0	SELECTION
0	Aux-ADC Idle (Default)
1	Aux-ADC Start-Convert

Table 14. Auxiliary ADC Reference

AD1	SELECTION
0	Internal 2.048V Reference (Default)
1	Internal V _{DD} Reference

Table 15. Auxiliary ADC Input Source

AD3	AD2 Aux-ADC INPUT SOURCE							
0	0	ADC1 (Default)						
0	1	ADC2						
1	0	V _{DD} / 2						
1	1	OV _{DD} / 2						

connections to V_{DD} and OV_{DD} that monitor the power-supply voltages. The internal V_{DD} and OV_{DD} connections are made through integrated dividers that yield V_{DD} / 2 and OV_{DD} / 2 measurement results. The aux-ADC voltage reference can be selected between an internal 2.048V bandgap reference or V_{DD} (see Table 14). The V_{DD} reference selection is provided to allow measurement of an external voltage source with a full-scale range extending beyond the 2.048V level. The input source voltage range cannot extend above V_{DD}.

The conversion requires 12 clock edges (1 for input sampling, 1 for each of the 10 bits, and 1 at the end for loading into the serial output register) to complete one conversion cycle (when no averaging is being done). Each conversion of an average (when averaging is set greater than 1) requires 12 clock edges. The conversion clock is generated from the system clock input (CLK). An SPI-programmable divider divides the system clock by the appropriate divisor (set with bits AD7, AD8, and AD9; see Table 17) and provides the conversion clock to the auxiliary ADC. The auxiliary ADC has a maximum conversion rate of 333ksps. The maximum conversion clock frequency is 4MHz (333ksps x 12 clocks). Choose the proper divider value to keep the conversion clock frequency under 4MHz, based upon

Table 16. Auxiliary ADC Averaging

AD6	AD5	AD4	Aux-ADC AVERAGING
0	0	0	1 Conversion (No Averaging) (Default)
0	0	1	Average of 2 Conversions
0	1	0	Average of 4 Conversions
0	1	1	Average of 8 Conversions
1	0	0	Average of 16 Conversions
1	0	1	Average of 32 Conversions
1	1	Χ	Average of 32 Conversions

X = Don't care.

Table 17. Auxiliary ADC Clock (CLK) Divider

AD9	AD8	AD7	Aux-ADC CONVERSION CLOCK
0	0	0	CLK Divided by 1 (Default)
0	0	1	CLK Divided by 2
0	1	0	CLK Divided by 4
0	1	1	CLK Divided by 8
1	0	0	CLK Divided by 16
1	0	1	CLK Divided by 32
1	1	0	CLK Divided by 64
1	1	1	CLK Divided by 128

Table 18. Auxiliary ADC Data Output Mode

AD10	SELECTION
0	Aux-ADC Data is Not Available on DOUT (Default)
1	Aux-ADC Enters Data Output Mode Where Data is Available on DOUT

the system CLK frequency supplied to the MAX19711 (see Table 17). The total conversion time (t_{CONV}) of the auxiliary ADC can be calculated as t_{CONV} = (12 x N_{AVG} x N_{DIV}) / f_{CLK} ; where N_{AVG} is the number of averages (see Table 16), N_{DIV} is the CLK divisor (see Table 17), and f_{CLK} is the system CLK frequency.

Reading DOUT from the Aux-ADC

DOUT is normally in a high-impedance condition. Upon setting the auxiliary ADC start conversion bit (bit AD0), DOUT becomes active and goes high, indicating that the aux-ADC is busy. When the conversion cycle is complete (including averaging), the data is placed into an output register and DOUT goes low, indicating that the output data is ready to be driven onto DOUT. When bit AD10 is set (AD10 = 1), the aux-ADC enters a data output mode where data is available at DOUT on the next low assertion of CS/WAKE. The auxiliary ADC data is shifted out of DOUT (MSB first) with the data transitioning on the falling edge of the serial clock (SCLK). Since a DOUT read requires 16 bits, DOUT holds the value of the last conversion data bit for the last 6 bits (6 least significant bits) following the aux-ADC conversion data. DOUT enters a high-impedance state when CS/WAKE is deasserted high. When bit AD10 is cleared (AD10 = 0), the aux-ADC data is not available on DOUT (see Table 18).

After the aux-ADC completes a conversion, the data result is loaded to an output register waiting to be shifted out. No further conversions are possible until data is shifted out. This means that if the first conversion command sets AD10 = 0, AD0 = 1, then it cannot be followed by conversion commands setting AD10 = 0, AD0 = 1 or AD10 = 1, AD0 = 1. If this sequence of commands is inadvertently used then DOUT is disabled. To resume normal operation set AD0 = 0.

The fastest method to perform sequential conversions with the aux-ADC is by sending consecutive commands setting AD10 = 1, AD0 = 1. With this sequence the $\overline{\text{CS}}/\text{WAKE}$ falling edge shifts data from the previous conversion on to DOUT and the rising edge of $\overline{\text{CS}}/\text{WAKE}$ loads the next conversion command at DIN. Allow enough time for each conversion to complete before sending the next conversion command. See Figure 9 for single and continuous conversion examples.

DIN can be written independent of DOUT state. A 16-bit instruction at DIN updates the device configuration. To prevent modifying internal registers while reading data from DOUT, hold DIN at a high state (only applies if sequential aux-ADC conversions are not executed). This effectively writes all ones into address 1111. Since address 1111 does not exist, no internal registers are affected.

Reference Configurations

The MAX19711 features an internal precision 1.024V-bandgap reference that is stable over the entire power-supply and temperature ranges. The REFIN input provides two modes of reference operation. The voltage at REFIN (VREFIN) sets the reference operation mode (Table 19).

In internal reference mode, connect REFIN to V_{DD}. V_{REF} is an internally generated 0.512V $\pm 4\%$ reference level. COM, REFP, and REFN are low-impedance outputs with V_{COM} = V_{DD} / 2, V_{REFP} = V_{DD} / 2 + V_{REF} / 2, and V_{REFN} = V_{DD} / 2 - V_{REF} / 2. Bypass REFP, REFN, and COM each with a 0.33 μ F capacitor. Bypass REFIN to GND with a 0.1 μ F capacitor.

In buffered external reference mode, apply 1.024V $\pm 10\%$ at REFIN. In this mode, COM, REFP, and REFN are low-impedance outputs with VCOM = VDD / 2, VREFP = VDD / 2 + VREFIN / 4, and VREFN = VDD / 2 - VREFIN / 4. Bypass REFP, REFN, and COM each with a 0.33µF capacitor. Bypass REFIN to GND with a 0.1µF capacitor. In this mode, the Tx path full-scale output is proportional to the external reference. For example, if the VREFIN is increased by 10% (max), the Tx path full-scale output is also increased by 10% or $\pm 451 \text{mV}$.

Table 19. Reference Modes

V _{REFIN}	REFERENCE MODE
> 0.8V x V _{DD}	Internal Reference Mode. V_{REF} is internally generated to be 0.512V. Bypass REFP, REFN, and COM each with a 0.33 μ F capacitor.
1.024V ±10%	Buffered External Reference Mode. An external 1.024V $\pm 10\%$ reference voltage is applied to REFIN. V _{REF} is internally generated to be V _{REFIN} / 2. Bypass REFP, REFN, and COM each with a 0.33 μ F capacitor. Bypass REFIN to GND with a 0.1 μ F capacitor.

M/IXI/M




Figure 9. Aux-ADC Conversions Timing

Applications Information

Using Balun Transformer AC-Coupling

An RF transformer (Figure 10) provides an excellent solution to convert a single-ended signal source to a fully differential signal for optimum ADC performance. Connecting the center tap of the transformer to COM

provides a $V_{\rm DD}$ / 2 DC level shift to the input. A 1:1 transformer can be used, or a step-up transformer can be selected to reduce the drive requirements. In general, the MAX19711 provides better SFDR and THD with fully differential input signals than single-ended signals, especially for high input frequencies. In differential




Figure 10. Balun Transformer-Coupled Single-Ended-to-Differential Input Drive for Rx ADC

mode, even-order harmonics are lower as both inputs (IAP, IAN, QAP, QAN) are balanced, and each of the Rx ADC inputs only requires half the signal swing compared to single-ended mode. Figure 11 shows an RF transformer converting the MAX19711 Tx DAC differential analog outputs to single-ended.

Using Op-Amp Coupling

Drive the MAX19711 Rx ADC with op amps when a balun transformer is not available. Figures 12 and 13 show the Rx ADC being driven by op amps for AC-coupled single-ended and DC-coupled differential applications. Amplifiers such as the MAX4454 and MAX4354 provide high speed, high bandwidth, low noise, and low distortion to maintain the input signal integrity. The op-amp circuit shown in Figure 13 can also be used to interface with the Tx DAC differential analog outputs to provide gain or buffering. The Tx DAC differential analog outputs cannot be used in single-ended mode because of the internally generated common-mode level. Also, the Tx DAC analog outputs are designed to drive a differential input stage with input impedance ≥




Figure 11. Balun Transformer-Coupled Differential-to-Single-Ended Output Drive for Tx DAC




Figure 12. Single-Ended Drive for Rx ADC




Figure 13. Rx ADC DC-Coupled Differential Drive

 $70k\Omega$. If single-ended outputs are desired, use an amplifier to provide differential-to-single-ended conversion and select an amplifier with proper input common-mode voltage range.

CDMA Application

Figure 14 illustrates a typical CDMA application circuit. The MAX19711 is designed to interface directly with the MAX2504 and MAX2584 radio front-ends to provide a complete "RF-to-Bits" front-end solution. The MAX19711 provides several features that allow direct interface to the MAX2584 and MAX2504:

- Integrated Tx filters reduce component count, lower cost, and meet CDMA spectral mask requirements
- Programmable DC common-mode Tx output levels eliminate discrete DC-level-shifting components while preserving Tx DAC full dynamic range
- Optimized Tx full-scale output level eliminates discrete amplifiers for ID–QD gain control
- Tx-ID-QD offset correction eliminates discrete trim DACs for offset trim to improve sideband/carrier suppression
- 1µs settling time aux-DACs for VGA and AGC control allow fast, accurate Tx power and Rx gain control

Grounding, Bypassing, and Board Layout

The MAX19711 requires high-speed board layout design techniques. Refer to the MAX19711 EV kit data sheet for a board layout reference. Place all bypass capacitors as close to the device as possible, preferably on the same side of the board as the device, using surface-mount devices for minimum inductance. Bypass VDD to GND with a 0.1µF ceramic capacitor in parallel with a 2.2µF capacitor. Bypass OVDD to OGND with a 0.1µF ceramic capacitor in parallel with a 2.2µF capacitor. Bypass REFP, REFN, and COM each to GND with a 0.33µF ceramic capacitor. Bypass REFIN to GND with a 0.1µF capacitor.

Multilayer boards with separated ground and power planes yield the highest level of signal integrity. Use a split ground plane arranged to match the physical location of the analog ground (GND) and the digital output-driver ground (OGND) on the device package. Connect the MAX19711 exposed backside paddle to the GND plane. Join the two ground planes at a single point so the noisy digital ground currents do not interfere with the analog ground plane. The ideal location for this connection can be determined experimentally at a point along the gap between the two ground planes. Make this connection with a low-value, surface-mount resistor (1Ω to 5Ω), a ferrite bead, or a direct short.




Figure 14. Typical Application Circuit for CDMA Radio

Alternatively, all ground pins could share the same ground plane, if the ground plane is sufficiently isolated from any noisy digital system's ground plane (e.g., downstream output buffer or DSP ground plane).

Route high-speed digital signal traces away from sensitive analog traces. Make sure to isolate the analog input lines to each respective converter to minimize channel-to-channel crosstalk. Keep all signal lines short and free of 90° turns.

Dynamic Parameter Definitions

ADC and DAC Static Parameter Definitions Integral Nonlinearity (INL)

Integral nonlinearity is the deviation of the values on an actual transfer function from a straight line. This straight line can be either a best-straight-line fit or a line drawn between the end points of the transfer function, once offset and gain errors have been nullified. The static linearity parameters for the device are measured using the best-straight-line fit (DAC Figure 15a).

Differential Nonlinearity (DNL)

Differential nonlinearity is the difference between an actual step width and the ideal value of 1 LSB. A DNL error specification of less than 1 LSB guarantees no missing codes (ADC) and a monotonic transfer function (ADC and DAC) (DAC Figure 15b).

ADC Offset Error

Ideally, the midscale transition occurs at 0.5 LSB above midscale. The offset error is the amount of deviation between the measured transition point and the ideal transition point.

DAC Offset Error

Offset error (Figure 15a) is the difference between the ideal and actual offset point. The offset point is the output value when the digital input is midscale. This error affects all codes by the same amount and usually can be compensated by trimming.

ADC Gain Error

Ideally, the ADC full-scale transition occurs at 1.5 LSB below full scale. The gain error is the amount of deviation between the measured transition point and the ideal transition point with the offset error removed.

ADC Dynamic Parameter DefinitionsAperture Jitter

Figure 16 shows the aperture jitter (t_{AJ}) , which is the sample-to-sample variation in the aperture delay.

Aperture Delay

Aperture delay (t_{AD}) is the time defined between the rising edge of the sampling clock and the instant when an actual sample is taken (Figure 16).

Signal-to-Noise Ratio (SNR)

For a waveform perfectly reconstructed from digital samples, the theoretical maximum SNR is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error) and results directly from the ADC's resolution (N bits):

 $SNR(max) = 6.02 \times N + 1.76 \text{ (in dB)}$




Figure 15a. Integral Nonlinearity




Figure 15b. Differential Nonlinearity




Figure 16. T/H Aperture Timing

In reality, there are other noise sources besides quantization noise: thermal noise, reference noise, clock jitter, etc. SNR is computed by taking the ratio of the RMS signal to the RMS noise. RMS noise includes all spectral components to the Nyquist frequency excluding the fundamental, the first five harmonics, and the DC offset.

Signal-to-Noise and Distortion (SINAD)

SINAD is computed by taking the ratio of the RMS signal to the RMS noise. RMS noise includes all spectral components to the Nyquist frequency excluding the fundamental and the DC offset.

Effective Number of Bits (ENOB)

ENOB specifies the dynamic performance of an ADC at a specific input frequency and sampling rate. An ideal ADC's error consists of quantization noise only. ENOB for a full-scale sinusoidal input waveform is computed from:

$$ENOB = (SINAD - 1.76) / 6.02$$

Total Harmonic Distortion (THD)

THD is typically the ratio of the RMS sum of the first five harmonics of the input signal to the fundamental itself. This is expressed as:

THD =
$$20 \times log \left[\frac{\sqrt{(V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2)}}{V_1} \right]$$

where V_1 is the fundamental amplitude and V_2 – V_6 are the amplitudes of the 2nd- through 6th-order harmonics.

Third Harmonic Distortion (HD3)

HD3 is defined as the ratio of the RMS value of the third harmonic component to the fundamental input signal.

Spurious-Free Dynamic Range (SFDR)

SFDR is the ratio expressed in decibels of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next-largest spurious component, excluding DC offset.

Intermodulation Distortion (IMD)

IMD is the total power of the intermodulation products relative to the total input power when two tones, f_{IN1} and f_{IN2} , are present at the inputs. The intermodulation products are ($f_{IN1} \pm f_{IN2}$), ($2 \times f_{IN1}$), ($2 \times f_{IN2}$), ($2 \times f_{IN1} \pm f_{IN2}$), ($2 \times f_{IN2} \pm f_{IN1}$). The individual input tone levels are at -7dBFS.

3rd-Order Intermodulation (IM3)

IM3 is the power of the worst 3rd-order intermodulation product relative to the input power of either input tone when two tones, $f_{\rm IN1}$ and $f_{\rm IN2}$, are present at the inputs. The 3rd-order intermodulation products are (2 x $f_{\rm IN1}$ ± $f_{\rm IN2}$), $f_{\rm IN2}$ (2 × $f_{\rm IN2}$ ± $f_{\rm IN1}$). The individual input tone levels are at -7dBFS.

Power-Supply Rejection

Power-supply rejection is defined as the shift in offset and gain error when the power supply is changed ±5%.

Small-Signal Bandwidth

A small -20dBFS analog input signal is applied to an ADC in such a way that the signal's slew rate does not limit the ADC's performance. The input frequency is then swept up to the point where the amplitude of the digitized conversion result has decreased by 3dB. Note that the T/H performance is usually the limiting factor for the small-signal input bandwidth.

Full-Power Bandwidth

A large -0.5dBFS analog input signal is applied to an ADC, and the input frequency is swept up to the point where the amplitude of the digitized conversion result has decreased by 3dB. This point is defined as the full-power bandwidth frequency.

DAC Dynamic Parameter Definitions

Total Harmonic Distortion

THD is the ratio of the RMS sum of the output harmonics up to the Nyquist frequency divided by the fundamental:

THD =
$$20 \times log \left[\frac{\sqrt{(V_2^2 + V_3^2 + ... + V_n^2)}}{V_1} \right]$$

where V_1 is the fundamental amplitude and V_2 through V_n are the amplitudes of the 2nd through nth harmonic up to the Nyquist frequency.


Spurious-Free Dynamic Range

Spurious-free dynamic range (SFDR) is the ratio of RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next-largest distortion component up to the Nyquist frequency excluding DC.

Selector Guide


PART	SAMPLING RATE (Msps)	INTEGRATED CDMA Tx FILTERS
MAX19710	7.5	No
MAX19711	11	Yes
MAX19712	22	No
MAX19713	45	No

Functional Diagram



Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



COMMON DIMENSIONS												EXPOSI	D PAD	VARI	ATIONS										
										CUSTOM PKG. (T4877-1)				PKG. CODES	DEPOPULATED LEADS	MIN	D2 NOM.	MAX.	EZ MIN, NOM, MAX,			JEDEC MO220	DOWN BONDS ALLOWED		
PKG		32L 7x	7	-	44L 7x	7	۱ ،	48L 7x	7	4	BL 7x	7	56L 7x7		T3277-2	-		4,70	4.85	4.55	-	4.85	- NEV. C	YES	
SYMBOL	MIN.	NOM	MAX.	MIN.	NONL	MAX.	MN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	MIN. NOM. MAX.		T3277-3	-	4,55		4.85	4.55	4.70	_	-	NO
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	T4477-2	-	4.55	4.70	4.85	4.55	4.70	4.85	WKKD-1	YES
A1	٥	0.02	0.05	٥	0.02	0.05	٥	0.02	0.05	٥	0.02	0.05	٥	-	0.05	T4477-3	-	4.55	4.70	4.85	4.55	4.70	4.85	WKKD-1	YES
A2	-	.20 RE	F.		0.20 R	•	-	0.20 Rf		-	.20 RE		- (.20 RE	F.	T4877-1**	13,24,37,48	4.20	4.30	4.40	4.20	4.30	4.40	-	NO
ь	0.25	0.30	0.35	0.20	0.25	0.30	0.20	0.25	0.30	0.20	0.25	0.30	0.15	0.20	0.25	T4877-3	-	4.95	5.10	5.25	4.95	5.10	5.25	-	YES
D	6,90	7.00	7.10			7.10		7.00		6,90	7.00		6,90		****	T4877-4	-	5.45	5.60	5.63	5.45	5.60	5.63	-	YES
E	6,90	7.00	7,10	6.90	7,00	7.10	6,90	7,00	7.10	6.90	7.00	7,10	6,90	7,00	7.10	T4877-5	-			2.60	2.40	2,50		-	NO
).65 BS			0.50 B			0.50 BS			,50 BS			.40 BS		T4877-6	-	5.45		5.63	5.45	5,60		-	NO
k	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-	0.25	0.35	0.45	T4877-7	-	4.95		5.25	4.95	5.10		-	YES
L	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50	0.45	0.55	0.65	0.40	0.50	0.60	T5677-1	-	5.20	5.30	5.40	5,20	5.30	5.40	-	YES
L1	-	-	-	-	-	-	-	-	-	-	-	-	0.30	0.40	0.50										
N		32		\vdash	- 44		48 12			44		56			** NOTE: T4877-1 IS A CUSTOM 48L PKG, WITH 4 LEADS DEPOPUL							ULATED.			
ND		a		\vdash	11						10	10		14	\neg	TOTAL NUMBER OF LEADS ARE 44.									
NE		8		11 12 12 14						\neg															
2. 3. 4. 6.	DIMEI ALL N IS THE SPP THE O.25 ND A DEPC COPL	THE TERMI -012. ZONE NSION MID N PULAT	SIONS TOTAL NAL # DET INDI B AP AND E REF TION IS TY AP	ARE NUMBER ARE FALS CATED O.30 FER TO S POS PLIES RMS 1-4/-5	IN MIII SER CONTIFIE OF TE THE TO N mm I SIBLE TO TI TO JEI TO JEI	LUMET OF TER R AND EMINA TERM IETALL FROM NUME IN A HE EX DEC W & T50	ERS. MINAL TERI L #1 INAL IZED TERNI BER O SYMM POSEI 10220	INAL IDENT 1 IDENT 1 IDENT F TERNIN F TER IETRIC D HEA EXCE	NUMB IFIER ENTIFIE VAL AI IP. MINAL AL FA	EIN EERING ARE (ER MA ND IS S ON SHION (SLU	CONTOPTION Y BE MEAS EACH G AS	ES. VENTIC VAL, B EITHEI URED D AN	BETW AS T	IST B IOLD (EEN SIDE (e loc or ma respec	m to Jesd Ated Within Riked Featur Ctively.	RE.	<u>D</u>	ALL	.AS				ıx:	
9.			SHALL	NOT	EXCE	ய 0.1																			-

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

36 ______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600