

### FEATURES

- Wide bandwidth: 1 MHz to 8 GHz**
- High accuracy:  $\pm 1.0$  dB over 55 dB range ( $f < 5.8$  GHz)**
- Stability over temperature:  $\pm 0.5$  dB**
- Low noise measurement/controller output (VOUT)**
- Pulse response time: 10 ns/12 ns (fall/rise)**
- Integrated temperature sensor**
- Small footprint LFCSP**
- Power-down feature:  $< 1.5$  mW at 5 V**
- Single-supply operation: 5 V at 68 mA**
- Fabricated using high speed SiGe process**

### APPLICATIONS

- RF transmitter PA setpoint control and level monitoring**
- RSSI measurement in base stations, WLAN, WiMAX, and radars**

### GENERAL DESCRIPTION

The AD8318-EP is a demodulating logarithmic amplifier, capable of accurately converting an RF input signal to a corresponding decibel-scaled output voltage. It employs the progressive compression technique over a cascaded amplifier chain, each stage of which is equipped with a detector cell. The device is used in measurement or controller mode. The AD8318-EP maintains accurate log conformance for signals of 1 MHz to 6 GHz and provides useful operation to 8 GHz. The input range is typically 60 dB (re: 50  $\Omega$ ) with error less than  $\pm 1$  dB. The AD8318-EP has a 10 ns response time that enables RF burst detection to beyond 45 MHz. The device provides unprecedented logarithmic intercept stability vs. ambient temperature conditions. A 2 mV/ $^{\circ}$ C slope temperature sensor output is also provided for additional system monitoring. A single supply of 5 V is required. Current consumption is typically 68 mA. Power consumption decreases to  $< 1.5$  mW when the device is disabled.

The AD8318-EP can be configured to provide a control voltage to a VGA, such as a power amplifier or a measurement output, from Pin VOUT. Because the output can be used for controller applications, wideband noise is minimal.

In this mode, the setpoint control voltage is applied to VSET. The feedback loop through an RF amplifier is closed via VOUT, the output of which regulates the amplifier output to a magnitude corresponding to VSET. The AD8318-EP provides 0 V to 4.9 V output capability at the VOUT pin, suitable for controller applications. As a measurement device, Pin VOUT is externally connected to VSET to produce an output voltage,  $V_{OUT}$ , which




Figure 1.

is a decreasing linear-in-dB function of the RF input signal amplitude.

The logarithmic slope is nominally  $-25$  mV/dB but can be adjusted by scaling the feedback voltage from VOUT to the VSET interface. The intercept is 20 dBm (re: 50  $\Omega$ , CW input) using the INHI input. These parameters are very stable against supply and temperature variations.

The AD8318-EP is fabricated on a SiGe bipolar IC process and is available in a 4 mm  $\times$  4 mm, 16-lead LFCSP. Performance is specified over a temperature range of  $-55^{\circ}$ C to  $+105^{\circ}$ C.




Figure 2. Typical Logarithmic Response and Error vs. Input Amplitude at 5.8 GHz

Additional application and technical information can be found in the [AD8318](#) data sheet.

#### Rev. A

#### Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

**TABLE OF CONTENTS**

Features .....	1	ESD Caution .....	6
Applications .....	1	Pin Configuration and Function Descriptions .....	7
Functional Block Diagram .....	1	Typical Performance Characteristics .....	8
General Description .....	1	Outline Dimensions .....	11
Revision History .....	2	Ordering Guide .....	11
Specifications .....	3		
Absolute Maximum Ratings .....	6		

**REVISION HISTORY**

**1/2022—Rev. 0 to Rev. A**

Changes to Figure 3.....	7
Updated Outline Dimensions.....	11
Changes to Ordering Guide.....	11

**7/2012—Revision 0: Initial Version**

## SPECIFICATIONS

$V_{POS} = 5\text{ V}$ ,  $C_{LPF} = 220\text{ pF}$ ,  $T_A = 25^\circ\text{C}$ ,  $52.3\ \Omega$  termination resistor at INHI, unless otherwise noted.

Table 1.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
<b>SIGNAL INPUT INTERFACE</b>					
Specified Frequency Range	INHI (Pin 14) and INLO (Pin 15)	0.001		8	GHz
DC Common-Mode Voltage			$V_{POS} - 1.8$		V
<b>MEASUREMENT MODE</b>					
VOOUT (Pin 6) shorted to VSET (Pin 7), sinusoidal input signal $R_{TADJ} = 500\ \Omega$					
<b>f = 900 MHz</b>					
Input Impedance			957  0.71		$\Omega$   pF
$\pm 3\text{ dB}$ Dynamic Range	$T_A = 25^\circ\text{C}$		65		dB
	$-55^\circ\text{C} < T_A < +105^\circ\text{C}$		63		dB
$\pm 1\text{ dB}$ Dynamic Range	$T_A = 25^\circ\text{C}$		57		dB
Maximum Input Level	$\pm 1\text{ dB}$ error		-1		dBm
Minimum Input Level	$\pm 1\text{ dB}$ error		-58		dBm
Slope		-26	-24.5	-23	mV/dB
Intercept		19.5	22	24	dBm
Output Voltage—High Power In	$P_{IN} = -10\text{ dBm}$	0.7	0.78	0.86	V
Output Voltage—Low Power In	$P_{IN} = -40\text{ dBm}$	1.42	1.52	1.62	V
Temperature Sensitivity	$P_{IN} = -10\text{ dBm}$				
	$25^\circ\text{C} \leq T_A \leq 105^\circ\text{C}$		0.0071		dB/°C
	$-55^\circ\text{C} \leq T_A \leq +25^\circ\text{C}$		0.0031		dB/°C
<b>f = 1.9 GHz</b>					
Input Impedance			523  0.68		$\Omega$   pF
$\pm 3\text{ dB}$ Dynamic Range	$T_A = 25^\circ\text{C}$		65		dB
	$-55^\circ\text{C} < T_A < +105^\circ\text{C}$		63		dB
$\pm 1\text{ dB}$ Dynamic Range	$T_A = 25^\circ\text{C}$		57		dB
Maximum Input Level	$\pm 1\text{ dB}$ error		-2		dBm
Minimum Input Level	$\pm 1\text{ dB}$ error		-59		dBm
Slope		-27	-24.4	-22	mV/dB
Intercept		17	20.4	24	dBm
Output Voltage—High Power In	$P_{IN} = -10\text{ dBm}$	0.63	0.73	0.83	V
Output Voltage—Low Power In	$P_{IN} = -35\text{ dBm}$	1.2	1.35	1.5	V
Temperature Sensitivity	$P_{IN} = -10\text{ dBm}$				
	$25^\circ\text{C} \leq T_A \leq 105^\circ\text{C}$		0.0056		dB/°C
	$-55^\circ\text{C} \leq T_A \leq +25^\circ\text{C}$		0.0004		dB/°C
<b>f = 2.2 GHz</b>					
Input Impedance			391  0.66		$\Omega$   pF
$\pm 3\text{ dB}$ Dynamic Range	$T_A = 25^\circ\text{C}$		65		dB
	$-55^\circ\text{C} < T_A < +105^\circ\text{C}$		62		dB
$\pm 1\text{ dB}$ Dynamic Range	$T_A = 25^\circ\text{C}$		58		dB
Maximum Input Level	$\pm 1\text{ dB}$ error		-2		dBm
Minimum Input Level	$\pm 1\text{ dB}$ error		-60		dBm
Slope		-28	-24.4	-21.5	mV/dB
Intercept		15	19.6	25	dBm
Output Voltage—High Power In	$P_{IN} = -10\text{ dBm}$	0.63	0.73	0.84	V
Output Voltage—Low Power In	$P_{IN} = -35\text{ dBm}$	1.2	1.34	1.5	V
Temperature Sensitivity	$P_{IN} = -10\text{ dBm}$				
	$25^\circ\text{C} \leq T_A \leq 105^\circ\text{C}$		0.0052		dB/°C
	$-55^\circ\text{C} \leq T_A \leq +25^\circ\text{C}$		0.0034		dB/°C

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
f = 3.6 GHz	R <sub>TADJ</sub> = 51 Ω				
Input Impedance			119  0.7		Ω  pF
±3 dB Dynamic Range	T <sub>A</sub> = 25°C		70		dB
	-55°C < T <sub>A</sub> < +105°C		61		dB
±1 dB Dynamic Range	T <sub>A</sub> = 25°C		58		dB
Maximum Input Level	±1 dB error		-2		dBm
Minimum Input Level	±1 dB error		-60		dBm
Slope			-24.3		mV/dB
Intercept			19.8		dBm
Output Voltage—High Power In	P <sub>IN</sub> = -10 dBm		0.717		V
Output Voltage—Low Power In	P <sub>IN</sub> = -40 dBm		1.46		V
Temperature Sensitivity	P <sub>IN</sub> = -10 dBm				
	25°C ≤ T <sub>A</sub> ≤ 105°C		0.0012		dB/°C
	-55°C ≤ T <sub>A</sub> ≤ +25°C		0.009		dB/°C
f = 5.8 GHz	R <sub>TADJ</sub> = 1000 Ω				
Input Impedance			33  0.59		Ω  pF
±3 dB Dynamic Range	T <sub>A</sub> = 25°C		70		dB
	-55°C < T <sub>A</sub> < +105°C		62		dB
±1 dB Dynamic Range	T <sub>A</sub> = 25°C		57		dB
Maximum Input Level	±1 dB error		-1		dBm
Minimum Input Level	±1 dB error		-58		dBm
Slope			-24.3		mV/dB
Intercept			25		dBm
Output Voltage—High Power In	P <sub>IN</sub> = -10 dBm		0.86		V
Output Voltage—Low Power In	P <sub>IN</sub> = -40 dBm		1.59		V
Temperature Sensitivity	P <sub>IN</sub> = -10 dBm				
	25°C ≤ T <sub>A</sub> ≤ 105°C		0.019		dB/°C
	-55°C ≤ T <sub>A</sub> ≤ +25°C		0.0096		dB/°C
f = 8.0 GHz	R <sub>TADJ</sub> = 500 Ω				
±3 dB Dynamic Range	T <sub>A</sub> = 25°C		60		dB
	-55°C < T <sub>A</sub> < +105°C		58		dB
Maximum Input Level	±3 dB error		3		dBm
Minimum Input Level	±3 dB error		-55		dBm
Slope			-23		mV/dB
Intercept			37		dBm
Output Voltage—High Power In	P <sub>IN</sub> = -10 dBm		1.06		V
Output Voltage—Low Power In	P <sub>IN</sub> = -40 dBm		1.78		V
Temperature Sensitivity	P <sub>IN</sub> = -10 dBm				
	25°C ≤ T <sub>A</sub> ≤ 105°C		0.032		dB/°C
	-55°C ≤ T <sub>A</sub> ≤ +25°C		0.0078		dB/°C
OUTPUT INTERFACE	VOUT (Pin 6)				
Voltage Swing	V <sub>SET</sub> = 0 V; P <sub>IN</sub> = -10 dBm, no load <sup>1</sup>		4.9		V
	V <sub>SET</sub> = 2.1 V; P <sub>IN</sub> = -10 dBm, no load <sup>1</sup>		25		mV
Output Current Drive	V <sub>SET</sub> = 1.5 V; P <sub>IN</sub> = -50 dBm		60		mA
Small Signal Bandwidth	P <sub>IN</sub> = -10 dBm; from CLPF to VOUT		60		MHz
Video Bandwidth (or Envelope Bandwidth)			45		MHz
Output Noise	P <sub>IN</sub> = 2.2 GHz; -10 dBm, f <sub>NOISE</sub> = 100 kHz, C <sub>LPF</sub> = 220 pF		90		nV/√Hz
Fall Time	P <sub>IN</sub> = Off to -10 dBm, 90% to 10%		10		ns
Rise Time	P <sub>IN</sub> = -10 dBm to off, 10% to 90%		12		ns

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
VSET INTERFACE	VSET (Pin 7)				
Nominal Input Range	$P_{IN} = 0 \text{ dBm}$ ; measurement mode <sup>2</sup>		0.5		
	$P_{IN} = -65 \text{ dBm}$ ; measurement mode <sup>2</sup>		2.1		V
Logarithmic Scale Factor			-0.04		dB/mV
Bias Current Source	$P_{IN} = -10 \text{ dBm}$ ; $V_{SET} = 2.1 \text{ V}$		2.5		$\mu\text{A}$
TEMPERATURE REFERENCE	TEMP (Pin 13)				
Output Voltage	$T_A = 25^\circ\text{C}$ , $R_{LOAD} = 10 \text{ k}\Omega$	0.57	0.6	0.63	V
Temperature Slope	$-55^\circ\text{C} \leq T_A \leq +105^\circ\text{C}$ , $R_{LOAD} = 10 \text{ k}\Omega$		2		mV/ $^\circ\text{C}$
Current Source/Sink	$T_A = 25^\circ\text{C}$		10/0.1		mA
POWER-DOWN INTERFACE	ENBL (Pin 16)				
Logic Level to Enable Device			1.7		V
ENBL Current When Enabled	ENBL = 5 V		<1		$\mu\text{A}$
ENBL Current When Disabled	ENBL = 0 V; sourcing		15		$\mu\text{A}$
POWER INTERFACE	VPSI (Pin 3 and Pin 4), VPSO (Pin 9)				
Supply Voltage		4.5	5	5.5	V
Quiescent Current	ENBL = 5 V	50	68	82	mA
vs. Temperature	$-55^\circ\text{C} \leq T_A \leq +105^\circ\text{C}$		150		$\mu\text{A}/^\circ\text{C}$
Supply Current when Disabled	ENBL = 0 V, total currents for VPSI and VPSO		260		$\mu\text{A}$
vs. Temperature	$-55^\circ\text{C} \leq T_A \leq +105^\circ\text{C}$		350		$\mu\text{A}$

<sup>1</sup> Controller mode.

<sup>2</sup> Gain = 1. For other gains, see the [AD8318](#) data sheet.

## ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
Supply Voltage: Pin VPSO, Pin VPSI	5.7 V
ENBL, V <sub>SET</sub> Voltage	0 to V <sub>POS</sub>
Input Power (Single-Ended, Re: 50 Ω)	12 dBm
Internal Power Dissipation	0.73 W
θ <sub>JA</sub> <sup>1</sup>	55°C/W
Maximum Junction Temperature	130°C
Operating Temperature Range	–55°C to +105°C
Storage Temperature Range	–65°C to +150°C

<sup>1</sup> With package die paddle soldered to thermal pads with vias connecting to inner and bottom layers.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. Pin Configuration

Table 3. Pin Function Descriptions

Pin No.	Mnemonic	Description
1, 2, 11, 12	CMIP	Device Common (Input System Ground).
3, 4	VPSI	Positive Supply Voltage (Input System): 4.5 V to 5.5 V. Voltage on Pin 3, Pin 4, and Pin 9 should be equal.
5	CLPF	Loop Filter Capacitor.
6	VOUT	Measurement and Controller Output.
7	VSET	Setpoint Input for Controller Mode or Feedback Input for Measurement Mode.
8	CMOP	Device Common (Output System Ground).
9	VPSO	Positive Supply Voltage (Output System): 4.5 V to 5.5 V. Voltage on Pin 3, Pin 4, and Pin 9 should be equal.
10	TADJ	Temperature Compensation Adjustment.
13	TEMP	Temperature Sensor Output.
14	INHI	RF Input. Nominal input range: $-60$ dBm to 0 dBm (re: $50 \Omega$ ), ac-coupled.
15	INLO	RF Common for INHI. AC-coupled RF common.
16	ENBL	Device Enable. Connect to VPSI for normal operation. Connect pin to ground for disable mode.
	Paddle	The Exposed Paddle is Internally Connected to CMIP (Solder to Ground).

### TYPICAL PERFORMANCE CHARACTERISTICS

$V_{POS} = 5\text{ V}$ ;  $T_A = +25^\circ\text{C}, -55^\circ\text{C}, +105^\circ\text{C}$ ;  $C_{LPF} = 220\text{ pF}$ ;  $R_{TADJ} = 500\ \Omega$ ; unless otherwise noted. Colors:  $+25^\circ\text{C} \rightarrow$  Black;  $-55^\circ\text{C} \rightarrow$  Blue;  $+105^\circ\text{C} \rightarrow$  Red.




Figure 4.  $V_{OUT}$  and Log Conformance vs. Input Amplitude at 900 MHz, Typical Device




Figure 7.  $V_{OUT}$  and Log Conformance vs. Input Amplitude at 3.6 GHz, Typical Device,  $R_{TADJ} = 51\ \Omega$




Figure 5.  $V_{OUT}$  and Log Conformance vs. Input Amplitude at 1.9 GHz, Typical Device




Figure 8.  $V_{OUT}$  and Log Conformance vs. Input Amplitude at 5.8 GHz, Typical Device,  $R_{TADJ} = 1000\ \Omega$




Figure 6.  $V_{OUT}$  and Log Conformance vs. Input Amplitude at 2.2 GHz, Typical Device




Figure 9.  $V_{OUT}$  and Log Conformance vs. Input Amplitude at 8 GHz, Typical Device



$V_{POS} = 5\text{ V}$ ;  $T_A = +25^\circ\text{C}, -55^\circ\text{C}, +105^\circ\text{C}$ ;  $C_{LPF} = 220\text{ pF}$ ;  $R_{TADJ} = 500\ \Omega$ ; unless otherwise noted. Colors:  $+25^\circ\text{C} \rightarrow$  Black;  $-55^\circ\text{C} \rightarrow$  Blue;  $+105^\circ\text{C} \rightarrow$  Red.




Figure 10. Distribution of Error over Temperature After Ambient Normalization vs. Input Amplitude at 900 MHz for at Least 70 Devices




Figure 13. Distribution of Error at Temperature After Ambient Normalization vs. Input Amplitude at 3.6 GHz for at Least 70 Devices,  $R_{TADJ} = 51\ \Omega$




Figure 11. Distribution of Error at Temperature After Ambient Normalization vs. Input Amplitude at 1900 MHz for at Least 70 Devices




Figure 14. Distribution of Error at Temperature After Ambient Normalization vs. Input Amplitude at 5.8 GHz for at Least 70 Devices,  $R_{TADJ} = 1000\ \Omega$




Figure 12. Distribution of Error at Temperature After Ambient Normalization vs. Input Amplitude at 2.2 GHz for at Least 70 Devices




Figure 15. Distribution of Error at Temperature After Ambient Normalization vs. Input Amplitude at 8 GHz for at Least 70 Devices

$V_{POS} = 5\text{ V}$ ;  $T_A = +25^\circ\text{C}, -55^\circ\text{C}, +105^\circ\text{C}$ ;  $C_{LPF} = 220\text{ pF}$ ;  $R_{TADJ} = 500\ \Omega$ ; unless otherwise noted. Colors:  $+25^\circ\text{C} \rightarrow \text{Black}$ ;  $-55^\circ\text{C} \rightarrow \text{Blue}$ ;  $+105^\circ\text{C} \rightarrow \text{Red}$ .




Figure 16. Input Impedance vs. Frequency; No Termination Resistor on INHI,  $Z_0 = 50\ \Omega$




Figure 19. Noise Spectral Density of Output; CLPF = Open




Figure 17. Supply Current vs. Enable Voltage




Figure 20. Noise Spectral Density of Output Buffer (from CLPF to VOUT); CLPF =  $0.1\ \mu\text{F}$




Figure 18. VOUT Pulse Response Time; Pulsed RF Input 0.1 GHz,  $-10\text{ dBm}$ ; CLPF = Open





Figure 21. Output Voltage Stability vs. Supply Voltage at 1.9 GHz When VP Varies by 10%, Multiple Devices

# OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-WGGC.

Figure 22. 16-Lead Lead Frame Chip Scale Package [LFCSP]  
 4 mm × 4 mm Body and 0.75 mm Package Height  
 (CP-16-17)  
 Dimensions shown in millimeters

## ORDERING GUIDE

Model <sup>1,2</sup>	Temperature Range	Package Description	Package Option	Ordering Quantity
AD8318SCPZ-EP-RL7	-55°C to +105°C	16-Lead Lead Frame Chip Scale Package [LFCSP]	CP-16-17	1,500
AD8318SCPZ-EP-R2	-55°C to +105°C	16-Lead Lead Frame Chip Scale Package [LFCSP]	CP-16-17	250
AD8318SCPZ-EP-WP	-55°C to +105°C	16-Lead Lead Frame Chip Scale Package [LFCSP]	CP-16-17	64
AD8318-EP-EVALZ		Evaluation Board		

<sup>1</sup> Z = RoHS Compliant Part.  
<sup>2</sup> WP = waffle pack.