Low-Power Sub-GHz RF Transceiver (470-510 MHz & 950-960 MHz)

Applications

- *Ultra low-power wireless applications operating in the 470/950 MHz ISM/SRD bands*
- *Wireless sensor networks*
- *Home and building automation*

Product Description

The **CC1100E** is a Sub-GHz high performance radio transceiver designed for very low power RF applications. It is intended for the Industrial, Scientific and Medical (ISM) and Short Range Device (SRD) frequency bands at 470-510 MHz and 950-960 MHz. The **CC1100E** is especially suited for wireless applications targeted at the Japanese ARIB STD-T96 and the Chinese Short Range Device Regulations at 470-510 MHz.

The **CC1100E** is code, package and pin out compatible with both the $CCT101$ [\[1\]](#page-90-0) and $CCT100$ [\[2\]](#page-90-1) RF transceivers. The **CC1100E, CC1101** and **CC1100** support complementary frequency bands and can be used to cover RF designs at the most commonly used sub-1 GHz license free frequencies around the world:

- CC1100E: 470-510 MHz and 950-960 MHz
- \cdot *CC1101*: 300-348 MHz, 387-464 MHz and 779-928 MHz
- **CC1100**: 300-348 MHz, 400-464 MHz and 800-928 MHz

The **CC1100E** RF transceiver is integrated with a highly configurable baseband modem. The modem supports various modulation formats and has a configurable data rate of up to 500 kBaud

- *Advanced Metering Infrastructure (AMI)*
- *Wireless metering*
- *Wireless alarm and security systems*

The **CC1100E** provides extensive hardware support for packet handling, data buffering, burst transmissions, clear channel assessment, link quality indication, and wakeon-radio.

The main operating parameters and the 64 byte transmit/receive FIFOs of the **CC1100E** can be controlled via an SPI interface. In a typical system, the $CCTIOOF$ will be used with a microcontroller and a few additional passive components.

This product shall not be used in any of the following products or systems without prior express written permission from Texas Instruments:

- *(i) implantable cardiac rhythm management systems, including without limitation pacemakers, defibrillators and cardiac resynchronization devices,*
- *(ii) external cardiac rhythm management systems that communicate directly with one or more implantable medical devices; or*
- *(iii) other devices used to monitor or treat cardiac function, including without limitation pressure sensors, biochemical sensors and neurostimulators.*

Please contact lpw-medical-approval@list.ti.com if your application might fall within the category described above.

Key Features

RF Performance

- High sensitivity (–112 dBm at 1.2 kBaud, 480 MHz, 1% packet error rate)
- Low current consumption (15.5 mA in RX, 1.2 kBaud, 480 MHz)
- Programmable output power up to $+10$ dBm for all supported frequencies
- Excellent receiver selectivity and blocking performance
- Programmable data rate from 1.2 to 500 kBaud
- Frequency bands: 470-510 MHz and 950- 960 MHz

Analog Features

- 2-FSK, GFSK, and MSK supported as well as OOK and flexible ASK shaping
- Suitable for frequency hopping systems due to a fast settling frequency synthesizer; 90 μs settling time
- Automatic Frequency Compensation (AFC) can be used to align the frequency synthesizer to the actual received signal center frequency
- Integrated analog temperature sensor

Digital Features

- Flexible support for packet oriented systems; On-chip support for sync word detection, address check, flexible packet length, and automatic CRC handling
- Efficient SPI interface; All registers can be programmed with one "burst" transfer
- Digital RSSI output
- Programmable channel filter bandwidth
- Programmable Carrier Sense (CS) indicator
- Programmable Preamble Quality Indicator (PQI) for improved protection against false sync word detection in random noise
- Support for automatic Clear Channel Assessment (CCA) before transmitting (for listen-before-talk systems)
- Support for per-package Link Quality Indication (LQI)
- Optional automatic whitening and dewhitening of data

Low-Power Features

- 400 nA sleep mode current consumption
- Fast start-up time; 240 μs from sleep to RX or TX mode (measured on EM reference design [\[3\]](#page-90-2) and [\[4\]](#page-90-3))
- Wake-on-radio functionality for automatic low-power RX polling
- Separate 64-byte RX and TX data FIFOs (enables burst mode data transmission)

General

- Few external components; Completely onchip frequency synthesizer, no external filters or RF switch needed
- Green package: RoHS compliant and no antimony or bromine
- Small size (QFN 4x4 mm package, 20 pins)
- Suited for systems targeting compliance with ARIB STD-T96
- Suited for systems targeting compliance with the Chinese Short Range Device Regulations at 470-510 MHz
- Support for asynchronous and synchronous serial receive/transmit mode for backwards compatibility with existing radio communication protocols

Abbreviations

Abbreviations used in this data sheet are described below.

Table of Contents

CC1100E

CC1100E

1 Absolute Maximum Ratings

Under no circumstances must the absolute maximum ratings given in [Table](#page-6-3) 1 be violated. Stress exceeding one or more of the limiting values may cause permanent damage to the device.

Table 1: Absolute Maximum Ratings

Caution! ESD sensitive device. Precaution should be used when handling the device in order to prevent permanent damage.

2 Operating Conditions

The operating conditions for the **CC1100E** are listed [Table](#page-6-4) 2 in below.

Table 2: Operating Conditions

3 General Characteristics

Table 3: General Characteristics

4 Electrical Specifications

4.1 Current Consumption

 $T_A = 25^{\circ}$ C, VDD = 3.0 V if nothing else stated. All measurement results are obtained using the CC1100E EM reference designs ([\[3\]](#page-90-2) and[\[4\]\)](#page-90-3). Reduced current settings ([MDMCFG2.DEM_DCFILT_OFF=1](#page-69-0)) gives a slightly lower current consumption at the cost of a reduction in sensitivity. See Table 6: RF [Receive](#page-10-0) Section for additional details on current consumption and sensitivity.

4.2 RF Receive Section

 T_A = 25°C, VDD = 3.0 V if nothing else stated. All measurement results are obtained using the CC1100E EM reference designs ([\[3\]](#page-90-2) an[d\[4\]](#page-90-3)).

 T_A = 25°C, VDD = 3.0 V if nothing else stated. All measurement results are obtained using the CC1100E EM reference designs ([\[3\]](#page-90-2) an[d\[4\]](#page-90-3))

Table 6: RF Receive Section

Figure 2: Typical Selectivity at 1.2 kBaud Data Rate, 955 MHz, GFSK, 5.2 kHz Deviation. IF Frequency is 152.3 kHz and the Digital Channel Filter Bandwidth is 58 kHz

Figure 3: Typical Selectivity at 38.4 kBaud Data Rate, 955 MHz, GFSK, 20 kHz Deviation. IF Frequency is 152.3 kHz and the Digital Channel Filter Bandwidth is 100 kHz

4.3 RF Transmit Section

 $T_{\rm A}$ = 25°C, VDD = 3.0 V, +10dBm if nothing else stated. All measurement results are obtained using the CC1100E EM reference designs ([\[3\]](#page-90-2) an[d\[4\]](#page-90-3)).

Table 8: RF Transmit Section

Table 9: Typical Variation in Output Power over Temperature and Supply Voltage, 480 MHz, +10 dBm Output Power Setting

Table 10: Typical Variation in Output Power over Temperature and Supply Voltage, 955 MHz, +10 dBm Output Power Setting

4.4 Crystal Oscillator

 ${\sf T_A}$ = 25°C, VDD = 3.0 V if nothing else is stated. All measurement results obtained using the CC1100E EM reference designs ([\[3\]](#page-90-2) an[d\[4\]](#page-90-3)).

Table 11: Crystal Oscillator Parameters

4.5 Low Power RC Oscillator

 $T_A = 25^{\circ}$ C, VDD = 3.0 V if nothing else is stated. All measurement results obtained using the CC1100E EM reference designs ([\[3\]](#page-90-2) an[d\[4\]](#page-90-3)).

Table 12: RC Oscillator Parameters

4.6 Frequency Synthesizer Characteristics

 $T_A = 25^{\circ}$ C, VDD = 3.0 V if nothing else is stated. All measurement results are obtained using the CC1100E EM reference designs ([\[3\]](#page-90-2) an[d\[4\]](#page-90-3)). Min figures are given using a 27 MHz crystal. Typ and max figures are given using a 26 MHz crystal.

4.7 Analog Temperature Sensor

 $T_A = 25^{\circ}$ C, VDD = 3.0 V if nothing else is stated. All measurement results obtained using the CC1100E EM reference designs ([\[3\]](#page-90-2) an[d\[4\]](#page-90-3)). Note that it is necessary to write 0xBF to the [PTEST](#page-83-1) register to use the analog temperature sensor in the IDLE state.

Table 14: Analog Temperature Sensor Parameters

4.8 DC Characteristics

 $T_A = 25^{\circ}$ C if nothing else stated.

Table 15: DC Characteristics

4.9 Power-On Reset

When the power supply complies with the requirements in [Table](#page-15-3) 16 [below](#page-15-3), proper Power-On-Reset functionality is guaranteed. Otherwise, the chip should be assumed to have unknown state until transmitting an [SRES](#page-59-0) strobe over the SPI interface. See Section [19.1](#page-44-1) on page [45](#page-44-2) for further details.

Table 16: Power-On Reset Requirements

5 Pin Configuration

The **CC1100E** pin-out is shown in [Figure](#page-15-4) 4 and [Table](#page-16-0) 17. See Section [26](#page-53-0) for details on the I/O configuration.

Figure 4: Pin out Top View

Note: The exposed die attach pad **must** be connected to a solid ground plane as this is the main ground connection for the chip

.

Table 17: Pin out Overview

6 Circuit Description

Figure 5: CC1100E **Simplified Block Diagram**

A simplified block diagram of the **CC1100E** is shown in [Figure](#page-17-4) 5.

The **CC1100E** features a low-IF receiver. The received RF signal is amplified by the lownoise amplifier (LNA) and down-converted in quadrature (I and Q) to the intermediate frequency (IF). At IF, the I/Q signals are digitized by the ADCs. Automatic gain control (AGC), fine channel filtering and demodulation bit/packet synchronization are performed digitally.

The transmitter part of the **CC1100E** is based on direct synthesis of the RF frequency. The

7 Application Circuit

Only a few external components are required for using the CC1100E**.** The recommended application circuits for the **CC1100E** are shown in [Figure](#page-20-0) 6 and [Figure](#page-20-1) 7. The external components

7.1 Bias Resistor

The bias resistor R171 is used to set an accurate bias current.

7.2 Balun and RF Matching

The balanced RF input and output of the **CC1100E** share two common pins and are designed for a simple, low-cost matching and balun network on the printed circuit board. The receive and transmit switching at the **CC1100E** front-end is controlled by a dedicated on-chip

frequency synthesizer includes a completely on-chip LC VCO and a 90 degree phase shifter for generating the I and Q LO signals to the down-conversion mixers in receive mode.

A crystal is to be connected to XOSC_Q1 and XOSC_Q2. The crystal oscillator generates the reference frequency for the synthesizer, as well as clocks for the ADC and the digital part.

A 4-wire SPI serial interface is used for configuration and data buffer access.

The digital baseband includes support for channel configuration, packet handling, and data buffering.

are described in [Table](#page-19-1) 18, and typical values are given in [Table](#page-21-1) 19.

function, eliminating the need for an external RX/TX-switch.

A few external passive components combined with the internal RX/TX switch/termination circuitry ensures match in both RX and TX mode. The components between the RF_N/RF_P pins and the point where the two

signals are joined together (C131, C121, L121 and L131 for the 470 MHz reference design [\[3\]](#page-90-2), and L121, L131, C121, L122, C131, C122 and L132 for the 950 MHz reference design [\[4\]](#page-90-3)) form a balun that converts the differential RF signal on the $CCTIODE$ to a single-ended RF signal. C124 is needed for DC blocking. Together with an appropriate LC network, the balun components also transform the impedance to match a 50 Ω load. C125 provides DC blocking and is only needed if there is a DC path in the antenna. For the 950

7.3 Crystal

A crystal in the frequency range 26-27 MHz must be connected between the XOSC_Q1 and XOSC_Q2 pins. The oscillator is designed for parallel mode operation of the crystal. In addition, loading capacitors (C81 and C101) for the crystal are required. The loading capacitor values depend on the total load capacitance, CL, specified for the crystal. The total load capacitance seen between the crystal terminals should equal C_1 for the crystal to oscillate at the specified frequency.

$$
C_L = \frac{1}{\frac{1}{C_{81}} + \frac{1}{C_{101}}} + C_{parasitic}
$$

7.4 Reference Signal

The chip can alternatively be operated with a reference signal from 26 to 27 MHz instead of a crystal. This input clock can either be a fullswing digital signal (0 V to VDD) or a sine wave of maximum 1 V peak-peak amplitude. The reference signal must be connected to the

7.5 Additional Filtering

In the 950 MHz reference design, C126 and L125 together with C125 build an optional filter to reduce emission at 770 MHz. This filter is necessary for applications with an external antenna connector that target compliance with ARIB STD-T96. If this filtering is not necessary, C125 will work as a DC block (only

7.6 Power Supply Decoupling

The power supply must be properly decoupled close to the supply pins. Note that decoupling capacitors are not shown in the application circuit. The placement and the size of the

MHz reference design, this component may also be used for additional filtering, see section [7.5](#page-18-2) below. Suggested values for 470 MHz, and 950 MHz are listed in [Table](#page-21-1) 19.

The balun and LC filter component values and their placement are important to keep the
performance optimized. It is highly performance optimized. It is highly recommended to follow the CC1100E EM reference design [\(\[3\]](#page-90-6) and [0\)](#page-90-7). Gerber files and schematics for the reference designs are available for download from the TI website.

The parasitic capacitance is constituted by pin input capacitance and PCB stray capacitance. Total parasitic capacitance is typically 2.5 pF.

The crystal oscillator is amplitude regulated. This means that a high current is used to start up the oscillations. When the amplitude builds up, the current is reduced to what is necessary to maintain approximately 0.4 Vpp signal swing. This ensures a fast start-up, and keeps the drive level to a minimum. The ESR of the crystal should be within the specification in order to ensure a reliable start-up (see Section [4.4](#page-13-0) on page [14](#page-13-0)).

The initial tolerance, temperature drift, aging and load pulling should be carefully specified in order to meet the required frequency accuracy in a certain application.

XOSC_Q1 input. The sine wave must be connected to XOSC_Q1 using a serial capacitor. This capacitor can be omitted when using a full-swing digital signal. The XOSC_Q2 line must be left un-connected. C81 and C101 can be omitted when using a reference signal.

necessary if there is a DC path in the antenna). C126 and L125 should in that case be left unmounted.

Additional external components (e.g. an RF SAW filter) may be used in order to improve the performance in specific applications.

decoupling capacitors are very important to achieve the optimum performance. The CC1100E EM reference designs ([\[3\]](#page-90-6) and [0\)](#page-90-7) should be followed closely.

7.7 Antenna Considerations

The reference designs [\(\[3\]](#page-90-6) and [0](#page-90-7)) contain an SMA connector and are matched for a 50 Ω load. The SMA connector makes it easy to connect evaluation modules and prototypes to different test equipment for example a spectrum analyzer. The SMA connector can also be replaced by an antenna suitable for the desired application. Please refer to the antenna selection guide [\[14\]](#page-90-8) for further details regarding antenna solutions provided by TI.

Table 18: Overview of External Components (excluding supply decoupling capacitors)

CC1100E

Figure 6: Typical Application and Evaluation Circuit 470 MHz (excluding supply decoupling capacitors)

Figure 7: Typical Application and Evaluation Circuit 950 MHz (excluding supply decoupling capacitors)

Table 19: Bill Of Materials for the Application Circuit

7.8 PCB Layout Recommendations

The top layer should be used for signal routing, and the open areas should be filled with metallization connected to ground using several vias.

The area under the chip is used for grounding and shall be connected to the bottom ground plane with several vias for good thermal performance and sufficiently low inductance to ground.

In the CC1100E EM reference designs ([\[3\]](#page-90-6) and [0](#page-90-7)), 5 vias are placed inside the exposed die attached pad. These vias should be "tented" (covered with solder mask) on the component side of the PCB to avoid migration of solder through the vias during the solder reflow process.

The solder paste coverage should not be 100%. If it is, out gassing may occur during the reflow process, which may cause defects (splattering, solder balling). Using "tented" vias reduces the solder paste coverage below 100%. See [Figure](#page-22-1) 8 for top solder resist and top paste masks.

Each decoupling capacitor should be placed as close as possible to the supply pin it decouples. Each decoupling capacitor should be connected to the power line (or power plane) by separate vias. The best routing is from the power line (or power plane) to the decoupling capacitor and then to the **CC1100E** supply pin. Supply power filtering is very important.

Each decoupling capacitor ground pad should be connected to the ground plane by separate vias. Direct connections between neighboring power pins will increase noise coupling and should be avoided unless absolutely necessary. Routing in the ground plane underneath the chip or the balun/RF matching circuit, or between the chip's ground vias and the decoupling capacitor's ground vias should be avoided. This improves the grounding and ensures the shortest possible current return path.

The external components should ideally be as small as possible (0402 is recommended) and surface mount devices are highly recommended. Please note that components with different sizes than those specified may have differing characteristics.

Precaution should be used when placing the microcontroller in order to avoid noise interfering with the RF circuitry.

A **CC1100E** DK Development Kit with a fully assembled **CC1100E** EM Evaluation Module is available. It is strongly advised that this reference layout is followed very closely in order to get the best performance. The schematic, BOM and layout Gerber files are all available from the TI website ([\[3\]](#page-90-6) and [0\)](#page-90-7).

Figure 8: Left: Top Solder Resist Mask (Negative). Right: Top Paste Mask. Circles are Vias

8 Configuration Overview

The $CCTIOCE$ can be configured to achieve optimum performance for many different applications. Configuration is done using the SPI interface. See Section [10](#page-24-1) below for more description of the SPI interface. The following key parameters can be programmed:

- Power-down / power up mode
- Crystal oscillator power-up / power-down
- Receive / transmit mode
- RF channel selection
- Data rate
- Modulation format
- RX channel filter bandwidth
- RF output power
- Data buffering with separate 64-byte receive and transmit FIFOs
- Packet radio hardware support
- Forward Error Correction (FEC) with interleaving
- Data whitening
- Wake-On-Radio (WOR)

Details of each configuration register can be found in Section [29](#page-58-3), starting on page [59](#page-58-3).

[Figure](#page-23-0) 9 shows a simplified state diagram that explains the main $CCTIOCF$ states together with typical usage and current consumption. For detailed information on controlling the **CC1100E** state machine, and a complete state diagram, see Section [19](#page-44-0), starting on page [45](#page-44-0).

CC1100E

Figure 9: Simplified State Diagram, with Typical Current Consumption at 1.2 kBaud Data Rate and [MDMCFG2.DEM_DCFILT_OFF=1](#page-69-0) (current optimized). Frequency Band = 955 MHz

9 Configuration Software

The $CCTIOCE$ can be configured using the SmartRF® Studio software [\[8\].](#page-90-9) The SmartRF® Studio software is highly recommended for obtaining optimum register settings, and for evaluating performance and functionality. A screenshot of the SmartRF[®] Studio user interface for the $CCTIOCE$ is shown in [Figure](#page-24-2) 10.

After chip reset, all the registers have default values as shown in the tables in Section [29](#page-58-3). The optimum register setting might differ from the default value. After a reset all registers that shall be different from the default value therefore needs to be programmed through the SPI interface.

Figure 10: SmartRF Studio [\[8\]](#page-90-9) User Interface

10 4-wire Serial Configuration and Data Interface

The **CC1100E** is configured via a simple 4-wire SPI-compatible interface (SI, SO, SCLK and CSn) where the $CCT100E$ is the slave. This interface is also used to read and write buffered data. All transfers on the SPI interface are done most significant bit first.

All transactions on the SPI interface start with a header byte containing an R/W;¯ bit, a burst access bit (B), and a 6-bit address $(A_5 - A_0)$.

The CSn pin must be kept low during transfers on the SPI bus. If CSn goes high during the

transfer of a header byte or during read/write from/to a register, the transfer will be cancelled. The timing for the address and data transfer on the SPI interface is shown in [Figure](#page-25-0) [11](#page-25-0) with reference to [Table](#page-25-1) 20.

When CSn is pulled low, the MCU must wait until the $CCTIO$ SO pin goes low before starting to transfer the header byte. This indicates that the crystal is running. Unless the chip was in the SLEEP or XOFF states, the SO pin will always go low immediately after taking CSn low.

CC1100E

Figure 11: Configuration Registers Write and Read Operations

Table 20: SPI Interface Timing Requirements

Note: The minimum t_{sp,pd} figure in Table 20 can be used in cases where the user does not read the CHIP_RDYn signal. CSn low to positive edge on SCLK when the chip is woken from powerdown depends on the start-up time of the crystal being used. The 150 μs in Table 20 is the crystal oscillator start-up time measured on CC1100E EM reference designs (0 and 0) using crystal AT-41CD2 from NDK.

10.1 Chip Status Byte

When the header byte, data byte, or command strobe is sent on the SPI interface, the chip status byte is sent by the **CC1100E** on the SO pin. The status byte contains key status signals, useful for the MCU. The first bit, s7, is the CHIP RDYn signal; this signal must go low before the first positive edge of SCLK. The [CHIP_RDYn](#page-26-3) signal indicates that the crystal is running.

Bits 6, 5, and 4 comprise the [STATE](#page-26-4) value. This value reflects the state of the chip. The XOSC and power to the digital core are on in the IDLE state, but all other modules are in power down. The frequency and channel configuration should only be updated when the chip is in this state. The RX state will be active when the chip is in the receive mode. Likewise, TX is active when the chip is transmitting.

The last four bits (3:0) in the status byte contains [FIFO_BYTES_AVAILABLE](#page-26-5). For read operations (the R/W; $\bar{ }$ bit in the header byte is set to 1), the FIFO BYTES AVAILABLE field contains the number of bytes available for reading from the RX FIFO. For write operations (the R/W; $\bar{ }$ bit in the header byte is set to 0), the [FIFO_BYTES_AVAILABLE](#page-26-5) field contains the number of bytes that can be
written to the TX FIFO. When written to [FIFO_BYTES_AVAILABLE=](#page-26-5)15, 15 or more bytes are available/free.

[Table](#page-26-2) 21 gives a status byte summary.

Bits	Name	Description				
7	CHIP RDYn	Stays high until power and crystal have stabilized. Should always be low when using the SPI interface.				
6:4	STATE[2:0]	Indicates the current main state machine mode				
			State	Description		
			IDLE	IDLE state (Also reported for some transitional states instead of SETTLING or CALIBRATE)		
		001	RX	Receive mode		
		010	TX	Transmit mode		
		FSTXON 011		Fast TX ready		
	100 101		CALIBRATE	Frequency synthesizer calibration is running		
			SETTLING	PLL is settling		
		110	RXFIFO OVERFLOW	RX FIFO has overflowed. Read out any useful data, then flush the FIFO with SFRX		
		111	TXFIFO UNDERFLOW	TX FIFO has underflowed. Acknowledge with SFTX		
3:0	FIFO BYTES AVAILABLE[3:0]	The number of bytes available in the RX FIFO or free bytes in the TX FIFO				

Table 21: Status Byte Summary

10.2 Register Access

The configuration registers on the **CC1100E** are located on SPI addresses from 0x00 to 0x2E. [Table](#page-60-0) 39 on page [61](#page-60-0) lists all configuration registers. It is highly recommended to use SmartRF[®] Studio [\[8\]](#page-90-9) to generate optimum register settings. The detailed description of each register is found in Section [29.1](#page-63-0) and [29.2](#page-82-0), starting on page [64](#page-63-0). All configuration registers can be both written to and read. The R/W;⁻ bit controls if the register should be written to or read. When writing to registers, the status byte is sent on the SO pin each time a header byte or data byte is transmitted on the SI pin. When reading from registers, the status byte is sent on the SO pin each time a header byte is transmitted on the SI pin.

Registers with consecutive addresses can be accessed in an efficient way by setting the burst bit (B) in the header byte. The address bits $(A_5 - A_0)$ set the start address in an internal address counter. This counter is incremented by one each new byte (every 8 clock pulses). The burst access is either a read or a write access and must be terminated by setting CSn high.

For register addresses in the range 0x30- 0x3D, the burst bit is used to select between

10.3 SPI Read

When reading register fields over the SPI interface while the register fields are updated by the radio hardware (e.g. [MARCSTATE](#page-85-0) or [TXBYTES](#page-86-0)), there is a small, but finite, probability that a single read from the register

10.4 Command Strobes

Command Strobes may be viewed as single byte instructions to the **CC1100E**. By addressing a command strobe register, internal sequences will be started. These commands are used to disable the crystal oscillator, enable receive mode, enable wake-on-radio etc. The 13 command strobes are listed in [Table](#page-59-3) 38 on page [60.](#page-59-3)

Note: An SIDLE strobe will clear all pending command strobes until IDLE state is reached. This means that if for example an SIDLE strobe is issued while the radio is in RX state, any other command strobes issued before the radio reaches IDLE state will be ignored.

The command strobe registers are accessed by transferring a single header byte (no data is being transferred). That is, only the R/W: bit, the burst access bit (set to 0), and the six status registers when burst bit is one, and between command strobes when burst bit is zero. See more in Section [10.3](#page-27-0) [below.](#page-27-3) Because of this, burst access is not available for status registers and they must be accessed one at a time. The status registers can only be read.

is corrupt. As an example, the probability of any single read from [TXBYTES](#page-86-0) being corrupt, assuming the maximum data rate is used, is approximately 80 ppm. Refer to the $CCTIOCF$ Errata Note [\[5\]](#page-90-10) for more details.

address bits (in the range 0x30 through 0x3D) are written. The R/W;⁻ bit can be either one or zero and will determine how the [FIFO_BYTES_AVAILABLE](#page-26-5) field in the status byte should be interpreted.

When writing command strobes, the status byte is sent on the SO pin.

A command strobe may be followed by any other SPI access without pulling CSn high. However, if an [SRES](#page-59-0) strobe is being issued, one will have to wait for SO to go low again before the next header byte can be issued as shown in [Figure](#page-27-4) 12. The command strobes are executed immediately, with the exception of the [SPWD](#page-59-4) and the [SXOFF](#page-59-5) strobes that are executed when CSn goes high.

Figure 12: [SRES](#page-59-0) Command Strobe

10.5 FIFO Access

The 64-byte TX FIFO and the 64-byte RX FIFO are accessed through the 0x3F address. When the R/W;⁻ bit is zero, the TX FIFO is accessed, and the RX FIFO is accessed when the R/W;⁻ bit is one.

The TX FIFO is write-only, while the RX FIFO is read-only.

The burst bit is used to determine if the FIFO access is a single byte access or a burst access. The single byte access method expects a header byte with the burst bit set to zero and one data byte. After the data byte, a new header byte is expected; hence, CSn can remain low. The burst access method expects one header byte and then consecutive data bytes until terminating the access by setting CSn high.

The following header bytes access the FIFOs:

- 0x3F: Single byte access to TX FIFO
- 0x7F: Burst access to TX FIFO
- 0xBF: Single byte access to RX FIFO
- 0xFF: Burst access to RX FIFO

When writing to the TX FIFO, the status byte (see Section [10.1\)](#page-26-0) is output on SO for each new data byte as shown in [Figure](#page-25-0) 11. This status byte can be used to detect TX FIFO underflow while writing data to the TX FIFO.

10.6 PATABLE Access

The 0x3E address is used to access the [PATABLE](#page-28-2), which is used for selecting PA power control settings. The SPI expects up to eight data bytes after receiving the address. By programming the [PATABLE](#page-28-2), controlled PA power ramp-up and ramp-down can be achieved, as well as ASK modulation shaping for reduced bandwidth. See SmartRF® Studio [\[8\]](#page-90-9) for recommended shaping / PA ramping sequences. See also Section [24](#page-51-3) on page [52](#page-51-3) for details on output power programming.

The [PATABLE](#page-28-2) is an 8-byte table that defines the PA control settings to use for each of the eight PA power values (selected by the 3-bit value [FREND0.PA_POWER](#page-81-0)). The table is written and read from the lowest setting (0) to the highest (7), one byte at a time. An index counter is used to control the access to the table. This counter is incremented each time a byte is read or written to the table, and set to the lowest index when CSn is high. When the

Note that the status byte contains the number of bytes free before writing the byte in progress to the TX FIFO. When the last byte that fits in the TX FIFO is transmitted on SI, the status byte received concurrently on SO will indicate that one byte is free in the TX FIFO.

The TX FIFO may be flushed by issuing a [SFTX](#page-59-2) command strobe. Similarly, a [SFRX](#page-59-1) command strobe will flush the RX FIFO. A [SFTX](#page-59-2) or [SFRX](#page-59-1) command strobe can only be issued in the IDLE, TXFIFO_UNDERFLOW, or RXFIFO_OVERFLOW states. Both FIFOs are flushed when going to the SLEEP state.

[Figure](#page-28-1) 13 gives a brief overview of different register access types possible.

highest value is reached the counter restarts at zero.

The access to the [PATABLE](#page-28-2) is either single byte or burst access depending on the burst bit. When using burst access the index counter will count up; when reaching 7 the counter will restart at 0. The R/W;⁻ bit controls whether the access is a read or a write access.

If one byte is written to the [PATABLE](#page-28-2) and this value is to be read out, CSn must be set high before the read access in order to set the index counter back to zero.

Note that the content of the [PATABLE](#page-28-2) is lost when entering the SLEEP state, except for the first byte (index 0).

Please referr to Design Note DN501 [\[17\]](#page-90-11) for more information

11 Microcontroller Interface and Pin Configuration

In a typical system, the $CCTIOOF$ will interface to a microcontroller. This microcontroller must be able to:

• Program the $CCTIOOF$ into different modes

11.1 Configuration Interface

The microcontroller uses four I/O pins for the SPI configuration interface (SI, SO, SCLK and

11.2 General Control and Status Pins

The **CC1100E** has two dedicated configurable pins (GDO0 and GDO2) and one shared pin (GDO1) that can output internal status information useful for control software. These pins can be used to generate interrupts on the MCU. See Section [26](#page-53-0) page [54](#page-53-0) for more details on the signals that can be programmed.

GDO1 is shared with the SO pin in the SPI interface. The default setting for GDO1/SO is 3-state output. By selecting any other of the programming options, the GDO1/SO pin will become a generic pin. When CSn is low, the pin will always function as a normal SO pin.

In the synchronous and asynchronous serial modes, the GDO0 pin is used as a serial TX data input pin while in transmit mode.

11.3 Optional Radio Control Feature

The **CC1100E** has an optional way of controlling the radio by reusing SI, SCLK, and CSn from the SPI interface. This feature allows for a simple three-pin control of the major states of the radio: SLEEP, IDLE, RX, and TX. This optional functionality is enabled with the [MCSM0.PIN_CTRL_EN](#page-74-0) configuration bit.

State changes are commanded as follows:

- If CSn is high, the SI and SCLK are set to the desired state according to [Table](#page-29-4) 22.
- If CSn goes low, the state of SI and SCLK is latched and a command strobe is generated internally according to the pin configuration.

It is only possible to change state with the latter functionality. That means that for instance RX will not be restarted if SI and

- Read and write buffered data
- Read back status information via the 4-wire SPI-bus configuration interface (SI, SO, SCLK and CSn)

CSn). The SPI is described in Section [10](#page-24-1) on page [25.](#page-24-1)

The GDO0 pin can also be used for an on-chip analog temperature sensor. By measuring the voltage on the GDO0 pin with an external ADC, the temperature can be calculated. Specifications for the temperature sensor are found in Section [4.7](#page-14-1) on page [15.](#page-14-1) With default [PTEST](#page-83-1) register setting (0x7F), the temperature sensor output is only available if the frequency synthesizer is enabled (e.g. the MANCAL, FSTXON, RX, and TX states). It is necessary to write 0xBF to the [PTEST](#page-83-1) register to use the analog temperature sensor in the IDLE state. Before leaving the IDLE state, the [PTEST](#page-83-1) register should be restored to its default value (0x7F).

SCLK are set to RX and CSn toggles. When CSn is low the SI and SCLK has normal SPI functionality.

All pin control command strobes are executed immediately except the [SPWD](#page-59-4) strobe. The [SPWD](#page-59-4) strobe is delayed until CSn goes high.

CSn	SCLK	SI	Function
	x	х	Chip unaffected by SCLK/SI
	ŋ	0	Generates SPWD strobe
		1	Generates STX strobe
		0	Generates SIDLE strobe
		1	Generates SRX strobe
	SPI mode	SPI mode	SPI mode (wakes up into IDLE if in SLEEP/XOFF)

Table 22: Optional Pin Control Coding

12 Data Rate Programming

The data rate used when transmitting, or the data rate expected in receive is programmed by the [MDMCFG3.DRATE_M](#page-68-0) and the [MDMCFG4.DRATE_E](#page-68-1) configuration registers. The data rate is given by the formula below. As the formula shows, the programmed data rate depends on the crystal frequency.

$$
R_{DATA} = \frac{\left(256 + DRATE _M\right) \cdot 2^{DRATE _E}}{2^{28}} \cdot f_{xosc}
$$

The following approach can be used to find suitable values for a given data rate:

$$
DRATE = E = \left[\log_2 \left(\frac{R_{DATA} \cdot 2^{20}}{f_{XOSC}} \right) \right]
$$

$$
DRATE = M = \frac{R_{DATA} \cdot 2^{28}}{f_{XOSC} \cdot 2^{DRATE - E}} - 256
$$

If DRATE M is rounded to the nearest integer and becomes 256, increment [DRATE_E](#page-68-1) and use DRATE $M = 0$.

The data rate can be set from 0.8 kBaud to 500 kBaud with the minimum step size according to [Table](#page-30-2) 23 below.

Min Data Rate [kBaud]	Typical Data Rate [kBaud]	Max Data Rate [kBaud]	Data rate Step Size [kBaud]
0.8	1.2/2.4	3.17	0.0062
3.17	4.8	6.35	0.0124
6.35	9.6	12.7	0.0248
12.7	19.6	25.4	0.0496
25.4	38.4	50.8	0.0992
50.8	76.8	101.6	0.1984
101.6	153.6	203.1	0.3967
203.1	250	406.3	0.7935
406.3	500	500	1.5869

Table 23: Data Rate Step Size

13 Receiver Channel Filter Bandwidth

In order to meet different channel width requirements, the receiver channel filter is programmable. The [MDMCFG4.CHANBW_E](#page-68-1) and [MDMCFG4.CHANBW_M](#page-68-1) configuration registers control the receiver channel filter bandwidth, which scales with the crystal oscillator frequency.

The following formula gives the relation between the register settings and the channel filter bandwidth:

$$
BW_{channel} = \frac{f_{XOSC}}{8\cdot(4+CHANBW_M)\cdot2^{CHANBW_E}}
$$

[Table](#page-30-3) 24 lists the channel filter bandwidths supported by the **CC1100E**.

For best performance, the channel filter bandwidth should be selected so that the signal bandwidth occupies at most 80% of the channel filter bandwidth. The channel centre tolerance due to crystal inaccuracy should also be subtracted from the channel filter bandwidth. The following example illustrates this:

With the channel filter bandwidth set to 500 kHz, the signal should stay within 80% of

500 kHz, which is 400 kHz. Assuming 955 MHz frequency and ±20 ppm frequency uncertainty for both the transmitting device and the receiving device, the total frequency uncertainty is ±40 ppm of 955 MHz, which is ±38.2 kHz. If the whole transmitted signal bandwidth is to be received within 400 kHz, the transmitted signal bandwidth should be maximum 400 kHz $-$ 2.38.2 kHz, which is 323.6 kHz.

By compensating for a frequency offset between the transmitter and the receiver, the filter bandwidth can be reduced and the sensitivity can be improved, see more in DN005 [\[16\]](#page-90-12) and in Section [14.1](#page-31-1).

Table 24: Channel Filter Bandwidths [kHz] (assuming a 26 MHz crystal)

14 Demodulator, Symbol Synchronizer, and Data Decision

The **CC1100E** contains an advanced and highly configurable demodulator. Channel filtering and frequency offset compensation is performed digitally. To generate the RSSI level

14.1 Frequency Offset Compensation

The **CC1100E** has a very fine frequency resolution (see [Table](#page-14-2) 13). This feature can be used to compensate for frequency offset and drift.

When using 2-FSK, GFSK, or MSK modulation, the demodulator will compensate for the offset between the transmitter and receiver frequency within certain limits, by estimating the centre of the received data. The frequency offset compensation configuration is controlled from the [FOCCFG](#page-75-0) register. By compensating for a large frequency offset between the transmitter and the receiver, the sensitivity can be improved, see DN005 [\[16\]](#page-90-12).

The tracking range of the algorithm is selectable as fractions of the channel bandwidth with the FOCCFG.FOC LIMIT configuration register.

If the [FOCCFG.FOC_BS_CS_GATE](#page-75-0) bit is set, the offset compensator will freeze until carrier sense asserts. This may be useful when the radio is in RX for long periods with no traffic,

14.2 Bit Synchronization

The bit synchronization algorithm extracts the clock from the incoming symbols. The algorithm requires that the expected data rate is programmed as described in Section [12](#page-30-0) on

14.3 Byte Synchronization

Byte synchronization is achieved by a continuous sync word search. The sync word is a 16 bit configurable field (can be repeated to get a 32 bit) that is automatically inserted at the start of the packet by the modulator in transmit mode. The MSB in the sync word is sent first. The demodulator uses this field to find the byte boundaries in the stream of bits. The sync word will also function as a system identifier; since only packets with the correct predefined sync word will be received if the sync word detection in RX is enabled in register [MDMCFG2](#page-69-0) (see Section [17.1\)](#page-38-2). The sync word detector correlates against the user-configured 16 or 32 bit sync word. The (see Section [17.3](#page-38-4) for more information), the signal level in the channel is estimated. Data filtering is also included for enhanced performance.

since the algorithm may drift to the boundaries when trying to track noise.

The tracking loop has two gain factors, which affects the settling time and noise sensitivity of the algorithm. [FOCCFG.FOC_PRE_K](#page-75-0) sets the gain before the sync word is detected, and [FOCCFG.FOC_POST_K](#page-75-0) selects the gain after the sync word has been found.

Note: Frequency offset compensation is not supported for ASK or OOK modulation.

The estimated frequency offset value is available in the [FREQEST](#page-84-1) status register. This can be used for permanent frequency offset compensation. By writing the value from [FREQEST](#page-84-1) into [FSCTRL0.FREQOFF](#page-67-0), the frequency synthesizer will automatically be adjusted according to the estimated frequency offset. More details regarding this permanent frequency compensation algorithm can be found in DN015 [\[12\]](#page-90-13).

page [31](#page-30-0). Re-synchronization is performed continuously to adjust for error in the incoming symbol rate.

correlation threshold can be set to 15/16, 16/16, or 30/32 bits match. The sync word can be further qualified using the preamble quality indicator mechanism described below and/or a carrier sense condition. The sync word is configured through the [SYNC1](#page-65-0) and [SYNC0](#page-65-1) registers.

In order to make false detections of sync words less likely, a mechanism called preamble quality indication (PQI) can be used to qualify the sync word. A threshold value for the preamble quality must be exceeded in order for a detected sync word to be accepted. See Section [17.2](#page-38-3) on page [39](#page-38-3) for more details.

15 Packet Handling Hardware Support

The **CC1100E** has built-in hardware support for packet oriented radio protocols.

In transmit mode, the packet handler can be configured to add the following elements to the packet stored in the TX FIFO:

- A programmable number of preamble bytes
- A two byte synchronization (sync) word. Can be duplicated to give a 4-byte sync word (recommended). It is not possible to only insert preamble or only insert a sync word
- A CRC checksum computed over the data field.

The recommended setting is 4-byte preamble and 4-byte sync word, except for 500 kBaud data rate where the recommended preamble length is 8 bytes. In addition, the following can be implemented on the data field and the optional 2-byte CRC checksum:

- Whitening of the data with a PN9 sequence
- Forward Error Correction (FEC) by the use of interleaving and coding of the data (convolutional coding)

In receive mode, the packet handling support will de-construct the data packet by implementing the following (if enabled):

15.1 Data Whitening

From a radio perspective, the ideal over the air data are random and DC free. This results in the smoothest power distribution over the occupied bandwidth. This also gives the regulation loops in the receiver uniform operation conditions (no data dependencies).

Real data often contain long sequences of zeros and ones. In these cases, performance can be improved by whitening the data before transmitting, and de-whitening the data in the receiver.

- Preamble detection
- Sync word detection
- CRC computation and CRC check
- One byte address check
- Packet length check (length byte checked against a programmable maximum length)
- De-whitening
- De-interleaving and decoding

Optionally, two status bytes (see [Table](#page-32-2) 25 and [Table](#page-32-3) 26) with RSSI value, Link Quality Indication, and CRC status can be appended in the RX FIFO.

Table 25: Received Packet Status Byte 1 (first byte appended after the data)

Table 26: Received Packet Status Byte 2 (second byte appended after the data)

Note: Register fields that control the packet handling features should only be altered when $CCTIOCE$ is in the IDLE state.

With the **CC1100E**, this can be done automatically. By setting [PKTCTRL0.WHITE_DATA=](#page-66-0)1, all data, except the preamble and the sync word will be XORed with a 9-bit pseudo-random (PN9) sequence before being transmitted. This is shown in [Figure](#page-33-1) 14. At the receiver end, the data are XOR-ed with the same pseudorandom sequence. In this way, the whitening is reversed, and the original data appear in the receiver. The PN9 sequence is initialized to all $1's.$

Centimue

Figure 14: Data Whitening in TX Mode

15.2 Packet Format

The format of the data packet can be configured and consists of the following items (see [Figure](#page-33-2) 15):

- Preamble
- Synchronization word
- Optional length byte
- Optional address byte
- Payload
- Optional 2 byte CRC

The preamble pattern is an alternating sequence of ones and zeros (10101010…). The minimum length of the preamble is programmable through the value of [MDMCFG1.NUM_PREAMBLE](#page-70-0). When enabling TX, the modulator will start transmitting the preamble. When the programmed number of preamble bytes has been transmitted, the modulator will send the sync word and then data from the TX FIFO if data is available. If the TX FIFO is empty, the modulator will continue to send preamble bytes until the first byte is written to the TX FIFO. The modulator will then send the sync word and then the data bytes.

The synchronization word is a two-byte value set in the [SYNC1](#page-65-0) and [SYNC0](#page-65-1) registers. The sync word provides byte synchronization of the incoming packet. A one-byte sync word can be emulated by setting the [SYNC1](#page-65-0) value to the preamble pattern. It is also possible to emulate a 32 bit sync word by setting [MDMCFG2.SYNC_MODE](#page-69-0) to 3 or 7. The sync word will then be repeated twice.

The **CC1100E** supports both constant packet length protocols and variable length protocols. Variable or fixed packet length mode can be used for packets up to 255 bytes. For longer

packets, infinite packet length mode must be used.

Fixed packet length mode is selected by setting [PKTCTRL0.LENGTH_CONFIG=](#page-66-0)0. The desired packet length is set by the [PKTLEN](#page-65-2) register.

In variable packet length mode, [PKTCTRL0.LENGTH_CONFIG](#page-66-0)=1, the packet length is configured by the first byte after the sync word. The packet length is defined as the payload data, excluding the length byte and the optional CRC. The [PKTLEN](#page-65-2) register is used to set the maximum packet length allowed in RX. Any packet received with a length byte with a value greater than [PKTLEN](#page-65-2) will be discarded.

With [PKTCTRL0.LENGTH_CONFIG](#page-66-0)=2, the packet length is set to infinite and transmission and reception will continue until turned off manually. As described in the next section, this can be used to support packet formats with different length configuration than natively supported by the $CCTIOCE$. One should make sure that TX mode is not turned off during the transmission of the first half of any byte. Refer to the **CC1100E** Errata Note [\[5\]](#page-90-10) for more details.

Note: The minimum packet length supported (excluding the optional length byte and CRC) is one byte of payload data.

15.2.1 Arbitrary Length Field Configuration

The packet length register, [PKTLEN](#page-65-2), can be reprogrammed during receive and transmit. In combination with fixed packet length mode ([PKTCTRL0.LENGTH_CONFIG](#page-66-0)=0), this opens the possibility to have a different length field configuration than supported for variable length packets (in variable packet length mode the length byte is the first byte after the sync word). At the start of reception, the packet length is set to a large value. The MCU reads out enough bytes to interpret the length field in the packet. Then the [PKTLEN](#page-65-2) value is set according to this value. The end of packet will occur when the byte counter in the packet

handler is equal to the [PKTLEN](#page-65-2) register. Thus, the MCU must be able to program the correct length, before the internal counter reaches the packet length.

15.2.2 Packet Length > 255

The packet automation control register, [PKTCTRL0,](#page-66-0) can be reprogrammed during TX and RX. This opens the possibility to transmit and receive packets that are longer than 256 bytes and still be able to use the packet handling hardware support. At the start of the packet, the infinite packet length mode ([PKTCTRL0.LENGTH_CONFIG=](#page-66-0)2) must be active. On the TX side, the [PKTLEN](#page-65-2) register is set to mod (length, 256). On the RX side the MCU reads out enough bytes to interpret the length field in the packet and sets the [PKTLEN](#page-65-2) register to mod (length, 256). When less than 256 bytes remains of the packet, the MCU disables infinite packet length mode and activates fixed packet length mode. When the internal byte counter reaches the [PKTLEN](#page-65-2) value, the transmission or reception ends (the radio enters the state determined by [TXOFF_MODE](#page-73-0) OF [RXOFF_MODE\)](#page-73-0). Automatic CRC appending/checking can also be used (by setting [PKTCTRL0.CRC_EN=](#page-66-0)1).

When for example a 600-byte packet is to be transmitted, the MCU should do the following (see also [Figure](#page-35-2) 16)

- Set [PKTCTRL0.LENGTH_CONFIG](#page-66-0)=2.
- Pre-program the [PKTLEN](#page-65-2) register to mod $(600, 256) = 88.$
- Transmit at least 345 bytes (600 255), for example by filling the 64-byte TX FIFO six times (384 bytes transmitted).
- Set [PKTCTRL0.LENGTH_CONFIG](#page-66-0)=0.
- The transmission ends when the packet counter reaches 88. A total of 600 bytes are transmitted.

Internal byte counter in packet handler counts from 0 to 255 and then starts at 0 again

Figure 16: Packet Length > 255

15.3 Packet Filtering in Receive Mode

The **CC1100E** supports three different types of packet-filtering; address filtering, maximum length filtering, and CRC filtering.

15.3.1 Address Filtering

Setting [PKTCTRL1.ADR_CHK](#page-65-3) to any other value than zero enables the packet address filter. The packet handler engine will compare the destination address byte in the packet with the programmed node address in the [ADDR](#page-66-1) register and the 0x00 broadcast address when [PKTCTRL1.ADR_CHK](#page-65-3)=10 or both the 0x00 and 0xFF broadcast addresses when [PKTCTRL1.ADR_CHK](#page-65-3)=11. If the received address matches a valid address, the packet is received and written into the RX FIFO. If the address match fails, the packet is discarded and receive mode restarted (regardless of the [MCSM1.RXOFF_MODE](#page-73-0) setting).

If the received address matches a valid address when using infinite packet length mode and address filtering is enabled, 0xFF will be written into the RX FIFO followed by the address byte and then the payload data.

15.3.2 Maximum Length Filtering

In variable packet length mode, [PKTCTRL0.LENGTH_CONFIG](#page-66-0)=1, the PKTLEN.PACKET LENGTH register value is used to set the maximum allowed packet

15.4 Packet Handling in Transmit Mode

The payload that is to be transmitted must be written into the TX FIFO. The first byte written must be the length byte when variable packet length is enabled. The length byte has a value equal to the payload of the packet (including the optional address byte). If address recognition is enabled on the receiver, the length. If the received length byte has a larger value than this, the packet is discarded and receive mode restarted (regardless of the [MCSM1.RXOFF_MODE](#page-73-0) setting).

15.3.3 CRC Filtering

The filtering of a packet when CRC check fails is enabled by setting [PKTCTRL1.CRC_AUTOFLUSH=](#page-65-3)1. The CRC auto flush function will flush the entire RX FIFO if the CRC check fails. After auto flushing the RX FIFO, the next state depends on the [MCSM1.RXOFF_MODE](#page-73-0) setting.

When using the auto flush function, the maximum packet length is 63 bytes in variable packet length mode and 64 bytes in fixed packet length mode. Note that when [PKTCTRL1.APPEND_STATUS](#page-65-3) is enabled, the maximum allowed packet length is reduced by two bytes in order to make room in the RX FIFO for the two status bytes appended at the end of the packet. Since the entire RX FIFO is flushed when the CRC check fails, the previously received packet must be read out of the FIFO before receiving the current packet. The MCU must not read from the current packet until the CRC has been checked as OK.

second byte written to the TX FIFO must be the address byte.

If fixed packet length is enabled, the first byte written to the TX FIFO should be the address (assuming the receiver uses address recognition).
The modulator will first send the programmed number of preamble bytes. If data is available in the TX FIFO, the modulator will send the two-byte (optionally 4-byte) sync word followed by the payload in the TX FIFO. If CRC is enabled, the checksum is calculated over all the data pulled from the TX FIFO, and the result is sent as two extra bytes following the payload data. If the TX FIFO runs empty before the complete packet has been transmitted, the radio will enter TXFIFO_UNDERFLOW state. The only way to exit this state is by issuing an [SFTX](#page-59-0) strobe.

15.5 Packet Handling in Receive Mode

In receive mode, the demodulator and packet handler will search for a valid preamble and the sync word. When found, the demodulator has obtained both bit and byte synchronism and will receive the first payload byte.

If FEC/Interleaving is enabled, the FEC decoder will start to decode the first payload byte. The interleaver will de-scramble the bits before any other processing is done to the data.

If whitening is enabled, the data will be dewhitened at this stage.

When variable packet length mode is enabled, the first byte is the length byte. The packet handler stores this value as the packet length and receives the number of bytes indicated by

15.6 Packet Handling in Firmware

When implementing a packet oriented radio protocol in firmware, the MCU needs to know when a packet has been received/transmitted. Additionally, for packets longer than 64 bytes, the RX FIFO needs to be read while in RX and the TX FIFO needs to be refilled while in TX. This means that the MCU needs to know the number of bytes that can be read from or written to the RX FIFO and TX FIFO respectively. There are two possible solutions to get the necessary status information:

a) Interrupt Driven Solution

The GDO pins can be used in both RX and TX to give an interrupt when a sync word has been received/transmitted or when a complete packet has been received/transmitted by setting $IOCFGx . GDOx_CFG=0x06.$ In addition, there are two configurations for the [IOCFGx.GDOx_CFG](#page-63-0) register that can be used as an interrupt source to provide information on how many bytes are in the RX FIFO and Writing to the TX FIFO after it has underflowed will not restart TX mode.

If whitening is enabled, everything following the sync words will be whitened. This is done before the optional FEC/Interleave stage. Whitening is enabled by setting PKTCTRL0.WHITE DATA=1.

If FEC/Interleaving is enabled, everything following the sync words will be scrambled by the interleave and FEC encoded before being modulated. FEC is enabled by setting [MDMCFG1.FEC_EN=1](#page-70-0).

the length byte. If fixed packet length mode is used, the packet handler will accept the programmed number of bytes.

Next, the packet handler optionally checks the address and only continues the reception if the address matches. If automatic CRC check is enabled, the packet handler computes CRC and matches it with the appended CRC checksum.

At the end of the payload, the packet handler will optionally write two extra packet status bytes (see [Table](#page-32-0) 25 and [Table](#page-32-1) 26) that contain CRC status, link quality indication, and RSSI value.

TX FIFO respectively. The [IOCFGx.GDOx_CFG=0x00](#page-63-0) and the IOCFGx.GDOx_CFG=0x01 configurations are associated with the RX FIFO while the [IOCFGx.GDOx_CFG=0x02](#page-63-0) and the IOCFGx.GDOx_CFG=0x03 configurations are associated with the TX FIFO. See [Table](#page-54-0) 36 for more information.

b) SPI Polling

The [PKTSTATUS](#page-86-0) register can be polled at a given rate to get information about the current GDO2 and GDO0 values respectively. The [RXBYTES](#page-86-1) and [TXBYTES](#page-86-2) registers can be polled at a given rate to get information about the number of bytes in the RX FIFO and TX FIFO respectively. Alternatively, the number of bytes in the RX FIFO and TX FIFO can be read from the chip status byte returned on the MISO line each time a header byte, data byte, or command strobe is sent on the SPI bus.

It is recommended to employ an interrupt driven solution since high rate SPI polling reduces the RX sensitivity. Furthermore, as explained in Section [10.3](#page-27-0) and the **CC1100E** Errata Note [\[5\]](#page-90-0), when using SPI polling, there is a small, but finite, probability that a single

16 Modulation Formats

The **CC1100E** supports amplitude, frequency, and phase shift modulation formats. The desired modulation format is set in the [MDMCFG2.MOD_FORMAT](#page-69-0)_register.

Optionally, the data stream can be Manchester coded by the modulator and decoded by the demodulator. This option is enabled by setting

16.1 Frequency Shift Keying

The **CC1100E** has the possibility to use Gaussian shaped 2-FSK (GFSK). The 2-FSK signal is then shaped by a Gaussian filter with BT = 1, producing a GFSK modulated signal. This spectrum-shaping feature improves adjacent channel power (ACP) and occupied bandwidth.

In 'true' 2-FSK systems with abrupt frequency shifting, the spectrum is inherently broad. By making the frequency shift 'softer', the spectrum can be made significantly narrower. Thus, higher data rates can be transmitted in the same bandwidth using GFSK.

When 2-FSK/GFSK modulation is used, the [DEVIATN](#page-71-0) register specifies the expected frequency deviation of incoming signals in RX and should be the same as the TX deviation for demodulation to be performed reliably and robustly.

16.2 Minimum Shift Keying

When using MSK^{[1](#page-37-1)}, the complete transmission (preamble, sync word, and payload) will be MSK modulated.

Phase shifts are performed with a constant transition time. The fraction of a symbol period used to change the phase can be modified with the DEVIATN.DEVIATION M setting. read from registers [PKTSTATUS](#page-86-0) , [RXBYTES](#page-86-1) and [TXBYTES](#page-86-2) is being corrupt. The same is the case when reading the chip status byte.

Refer to the TI website for SW examples [\(\[9\]](#page-90-1) and [\[10\]\)](#page-90-2).

[MDMCFG2.MANCHESTER_EN=](#page-69-0)1.

Note: Manchester encoding is not supported at the same time as using the FEC/Interleaver option or when using MSK modulation.

The frequency deviation is programmed with the [DEVIATION_M](#page-71-0) and [DEVIATION_E](#page-71-0) values in the [DEVIATN](#page-71-0) register. The value has an exponent/mantissa form, and the resultant deviation is given by:

$$
f_{dev} = \frac{f_{xosc}}{2^{17}} \cdot (8 + DEVIATION _ M) \cdot 2^{DEVIATION _ E}
$$

The symbol encoding is shown in [Table](#page-37-0) 27.

Format	Symbol	Coding	
2-FSK/GFSK	'በ'	- Deviation	
	٠,	+ Deviation	

Table 27: Symbol Encoding for 2-FSK/GFSK Modulation

This is equivalent to changing the shaping of the symbol. The [DEVIATN](#page-71-0) register setting has no effect in RX when using MSK.

When using MSK, Manchester encoding/decoding should be disabled by setting $MDMCEG2$ MANCHESTER $EN = 0$

The MSK modulation format implemented in the $CCTIODE$ inverts the sync word and data compared to e.g. signal generators.

¹ Identical to offset QPSK with half-sine shaping (data coding may differ).

16.3 Amplitude Modulation

The **CC1100E** supports two different forms of amplitude modulation: On-Off Keying (OOK) and Amplitude Shift Keying (ASK).

OOK modulation simply turns the PA on or off to modulate ones and zeros respectively.

The ASK variant supported by the **CC1100E** allows programming of the modulation depth (the difference between 1 and 0), and shaping of the pulse amplitude. Pulse shaping

17 Received Signal Qualifiers and Link Quality Information

The **CC1100E** has several qualifiers that can be used to increase the likelihood that a valid sync word is detected:

- Sync Word Qualifier
- Preamble Quality Threshold

17.1 Sync Word Qualifier

If sync word detection in RX is enabled in the [MDMCFG2](#page-69-0) register, the **CC1100E** will not start filling the RX FIFO and perform the packet filtering described in Section [15.3](#page-35-0) before a valid sync word has been detected. The sync
word qualifier mode is set by word qualifier mode is set by [MDMCFG2.SYNC_MODE](#page-69-0) and is summarized in [Table](#page-38-0) 28. Carrier sense in [Table](#page-38-0) 28 is described in Section [17.4](#page-40-0).

17.2 Preamble Quality Threshold (PQT)

The Preamble Quality Threshold (PQT) sync word qualifier adds the requirement that the received sync word must be preceded with a preamble with a quality above the programmed threshold.

Another use of the preamble quality threshold is as a qualifier for the optional RX termination timer. See Section [19.7](#page-48-0) on page [49](#page-48-0) for details.

The preamble quality estimator increases an internal counter by one each time a bit is received that is different from the previous bit, and decreases the counter by eight each time a bit is received that is the same as the last bit. produces a more bandwidth constrained output spectrum.

When using OOK/ASK, the AGC settings from the SmartRF[®] Studio [\[8\]](#page-90-3) preferred FSK/MSK settings are not optimum. DN022 [\[15\]](#page-90-4) give guidelines on how to find optimum OOK/ASK settings from the preferred settings in SmartRF[®] Studio [\[8\].](#page-90-3) The [DEVIATN](#page-71-0) register setting has no effect in either TX or RX when using OOK/ASK.

- **RSSI**
- Carrier Sense
- Clear Channel Assessment
- Link Quality Indicator

MDMCFG2. SYNC MODE	Sync Word Qualifier Mode		
000	No preamble/sync		
001	15/16 sync word bits detected		
010	16/16 sync word bits detected		
011	30/32 sync word bits detected		
100	No preamble/sync + carrier sense above threshold		
101	15/16 + carrier sense above threshold		
110	$16/16$ + carrier sense above threshold		
111	30/32 + carrier sense above threshold		

Table 28: Sync Word Qualifier Mode

The threshold is configured with the register field [PKTCTRL1.PQT](#page-65-0). A threshold of 4∙[PQT](#page-65-0) for this counter is used to gate sync word detection. By setting the value to zero, the preamble quality qualifier of the sync word is disabled.

A "Preamble Quality Reached" signal can be observed on one of the [GDO](#page-63-0) pins by setting [IOCFGx.GDOx_CFG=](#page-63-0)8. It is also possible to determine if preamble quality is reached by checking the POT REACHED bit in the [PKTSTATUS](#page-86-0) register. This signal / bit asserts when the received signal exceeds the PQT.

17.3 RSSI

The RSSI value is an estimate of the signal power level in the chosen channel. This value is based on the current gain setting in the RX chain and the measured signal level in the channel.

In RX mode, the [RSSI](#page-84-0) value can be read continuously from the RSSI status register until the demodulator detects a sync word (when sync word detection is enabled). At that point the RSSI readout value is frozen until the next time the chip enters the RX state.

Note: It takes some time from the radio enters RX mode until a valid RSSI value is present in the RSSI register. Please see DN505 [13] for details on how the RSSI response time can be estimated.

The RSSI value is given in dBm with a $1/2$ dB resolution. The RSSI update rate, f_{RSSI} , depends on the receiver filter bandwidth (BWchannel is defined in Section [13\)](#page-30-0) and [AGCCTRL0.FILTER_LENGTH](#page-79-0).

$$
f_{RSSI} = \frac{2 \cdot BW_{channel}}{8 \cdot 2^{FILTER_LENGTH}}
$$

If PKTCTRL1.APPEND STATUS is enabled. the last RSSI value of the packet is automatically added to the first byte appended after the payload.

The RSSI value read from the [RSSI](#page-84-0) status register is a 2's complement number. The following procedure can be used to convert the RSSI reading to an absolute power level (RSSI_dBm)

- 1) Read the [RSSI](#page-84-0) status register
- 2) Convert the reading from a hexadecimal number to a decimal number (RSSI_dec)
- 3) If RSSI dec ≥ 128 then RSSI dBm = $(RSSI~dec - 256)/2 - RSSI~offset$
- 4) Else if RSSI dec < 128 then RSSI dBm = (RSSI_dec)/2 – RSSI_offset

[Table](#page-39-0) 29 gives typical values for the RSSI offset. [Figure](#page-40-2) 17 and Figure 18 show typical plots of RSSI readings as a function of input power level for different data rates.

Table 29: Typical RSSI_offset Values

Figure 17: Typical RSSI Value vs. Input Power Level for Different Data Rates at 480 MHz

Figure 18: Typical RSSI Value vs. Input Power Level for Different Data Rates at 955 MHz

17.4 Carrier Sense (CS)

Carrier sense (CS) is used as a sync word qualifier and for Clear Channel Assessment (see Section [17.5\)](#page-41-0). CS can be asserted based on two conditions which can be individually adjusted:

 CS is asserted when the RSSI is above a programmable absolute threshold, and deasserted when RSSI is below the same

threshold (with hysteresis). See more in Section [17.4.1](#page-41-1).

 CS is asserted when the RSSI has increased with a programmable number of dB from one RSSI sample to the next, and de-asserted when RSSI has decreased with the same number of dB. This setting is not dependent on the absolute signal

level and is thus useful to detect signals in environments with time varying noise floor. See more in Section [17.4.2.](#page-41-2)

Carrier sense can be used as a sync word qualifier that requires the signal level to be higher than the threshold for a sync word search to be performed and is set by setting [MDMCFG2](#page-69-0) The carrier sense signal can be observed on one of the [GDO](#page-63-0) pins by setting [IOCFGx.GDOx_CFG](#page-63-0)=14 and in the status register bit [PKTSTATUS.CS](#page-86-0).

Other uses of Carrier sense include the TX-if-CCA function (see Section [17.5](#page-41-0) on page [43](#page-41-3)) and the optional fast RX termination (see Section [19.7](#page-48-0) on page [49](#page-48-1)).

CS can be used to avoid interference from other RF sources in the ISM bands.

17.4.1 CS Absolute Threshold

The absolute threshold related to the RSSI value depends on the following register fields:

- [AGCCTRL2.MAX_LNA_GAIN](#page-77-0)
- [AGCCTRL2.MAX_DVGA_GAIN](#page-77-0)
- [AGCCTRL1.CARRIER_SENSE_ABS_THR](#page-78-0)
- [AGCCTRL2.MAGN_TARGET](#page-77-0)

For given [AGCCTRL2.MAX_LNA_GAIN](#page-77-0) and [AGCCTRL2.MAX_DVGA_GAIN](#page-77-0) settings, the absolute threshold can be adjusted ± 7 dB in steps of 1 dB using [CARRIER_SENSE_ABS_THR](#page-78-0).

The [MAGN_TARGET](#page-77-0) setting is a compromise between blocker tolerance/selectivity and sensitivity. The value sets the desired signal level in the channel into the demodulator. Increasing this value reduces the headroom for blockers, and therefore close-in selectivity. It is strongly recommended to use SmartR F^\circledast Studio [\[8\]](#page-90-3) to generate the correct [MAGN_TARGET](#page-77-0) setting. [Table](#page-41-5) 30 and Table [31](#page-41-5) show the typical RSSI readout values at the CS threshold at 2.4 kBaud and 250 kBaud data rate respectively. The default [CARRIER_SENSE_ABS_THR=0](#page-78-0) (0 dB) and [MAGN_TARGET=3](#page-77-0) (33 dB) have been used. For other data rates, the user must generate similar tables to find the CS absolute threshold.

		MAX DVGA GAIN[1:0]			
		00	01	10	11
MAX_LNA_GAIN[2:0]	000	-97.5	-91.5	-85.5	-79.5
	001	-94	-88	-82.5	-76
	010	-90.5	-84.5	-78.5	-72.5
	011	-88	-82.5	-76.5	-70.5
	100	-85.5	-80	-73.5	-68
	101	-84	-78	-72	-66
	110	-82	-76	-70	-64
	111	-79	-73.5	-67	-61

Table 30: Typical RSSI Value in dBm at CS Threshold with Default [MAGN_TARGET](#page-77-0) at 2.4 kBaud, 955 MHz

Table 31: Typical RSSI Value in dBm at CS Threshold with Default [MAGN_TARGET](#page-77-0) at 250 kBaud, 955 MHz

If the threshold is set high, i.e. only strong signals are wanted; the threshold should be adjusted upwards by first reducing the [MAX_LNA_GAIN](#page-77-0) value and then the MAX DVGA GAIN value. This will reduce power consumption in the receiver front end, since the highest gain settings are avoided.

17.4.2 CS Relative Threshold

The relative threshold detects sudden changes in the measured signal level. This setting does not depend on the absolute signal level and is thus useful to detect signals in environments with a time varying noise floor. The register field [AGCCTRL1.CARRIER_SENSE_REL_THR](#page-78-0) is used to enable/disable relative CS, and to select threshold of 6 dB, 10 dB, or 14 dB RSSI change.

17.5 Clear Channel Assessment (CCA)

The Clear Channel Assessment (CCA) is used to indicate if the current channel is free or busy. The current CCA state is viewable on
any of the GDO pins by setting any of the GDO pins by setting [IOCFGx.GDOx_CFG](#page-63-0)=0x09.

[MCSM1.CCA_MODE](#page-73-0) selects the mode to use when determining CCA.

When the [STX](#page-59-1) or [SFSTXON](#page-59-2) command strobe is given while the CCT 100E is in the RX state. the TX or FSTXON state is only entered if the clear channel requirements are fulfilled. Otherwise, the chip will remain in RX. If the channel then becomes available, the radio will

17.6 Link Quality Indicator (LQI)

The Link Quality Indicator is a metric of the current quality of the received signal. If PKTCTRL1.APPEND STATUS is enabled, the value is automatically added to the last byte appended after the payload. The value can also be read from the LOI status register. The LQI gives an estimate of how easily a received signal can be demodulated by accumulating

18 Forward Error Correction with Interleaving

18.1 Forward Error Correction (FEC)

The **CC1100E** has built in support for Forward Error Correction (FEC). To enable this option, set [MDMCFG1.FEC_EN](#page-70-0) to 1. FEC is only supported in fixed packet length mode, i.e. when [PKTCTRL0.LENGTH_CONFIG](#page-66-0)=0. FEC is employed on the data field and CRC word in order to reduce the gross bit error rate when operating near the sensitivity limit. Redundancy is added to the transmitted data in such a way that the receiver can restore the original data in the presence of some bit errors.

The use of FEC allows correct reception at a lower Signal-to-Noise Ratio (SNR), thus extending communication range if the receiver bandwidth remains constant. Alternatively, for a given SNR, using FEC decreases the bit error rate (BER). The packet error rate (PER) is related to BER by

 $PER = 1 - (1 - BER)^{packet_length}$

A lower BER can therefore be used to allow longer packets, or a higher percentage of packets of a given length, to be transmitted successfully. Finally, in realistic ISM radio environments, transient and time-varying

not enter TX or FSTXON state before a new strobe command is sent on the SPI interface. This feature is called TX-if-CCA. Four CCA requirements can be programmed:

- Always (CCA disabled, always goes to TX)
- If RSSI is below threshold
- Unless currently receiving a packet
- Both the above (RSSI below threshold and not currently receiving a packet)

the magnitude of the error between ideal constellations and the received signal over the 64 symbols immediately following the sync word. LQI is best used as a relative measurement of the link quality (a high value indicates a better link than what a low value does), since the value is dependent on the modulation format.

phenomena will produce occasional errors even in otherwise good reception conditions. FEC will mask such errors and, combined with interleaving of the coded data, even correct relatively long periods of faulty reception (burst errors).

The FEC scheme adopted for the **CC1100E** is convolutional coding, in which *n* bits are generated based on *k* input bits and the *m* most recent input bits, forming a code stream able to withstand a certain number of bit errors between each coding state (the *m*-bit window).

The convolutional coder is a rate ½ code with a constraint length of $m = 4$. The coder codes one input bit and produces two output bits; hence, the effective data rate is halved. This means that in order to transmit at the same effective data rate when using FEC, it is necessary to use twice as high over-the-air data rate. This will require a higher receiver bandwidth, and thus reduce sensitivity. In other words the improved reception by using FEC and the degraded sensitivity from a higher receiver bandwidth will be counteracting factors. Please see Design Note DN504 [\[18\]](#page-90-5) for more information

18.2 Interleaving

Data received through radio channels will often experience burst errors due to interference and time-varying signal strengths. In order to increase the robustness to errors spanning multiple bits, interleaving is used when FEC is enabled. After de-interleaving, a continuous span of errors in the received stream will become single errors spread apart.

The **CC1100E** employs matrix interleaving, which is illustrated in [Figure](#page-43-0) 19. The on-chip interleaving and de-interleaving buffers are 4 x 4 matrices. In the transmitter, the data bits from the rate ½ convolutional coder are written into the rows of the matrix, whereas the bit sequence to be transmitted is read from the columns of the matrix. Conversely, in the receiver, the received symbols are written into the rows of the matrix, whereas the data

passed onto the convolutional decoder is read from the columns of the matrix.

When FEC and interleaving is used, at least one extra byte is required for trellis termination. In addition, the amount of data transmitted over the air must be a multiple of the size of the interleaver buffer (two bytes). The packet control hardware therefore automatically inserts one or two extra bytes at the end of the packet, so that the total length of the data to be interleaved is an even number. Note that these extra bytes are invisible to the user, as they are removed before the received packet enters the RX FIFO.

When FEC and interleaving is used the minimum data payload is 2 bytes.

Figure 19: General Principle of Matrix Interleaving

19 Radio Control

The **CC1100E** has a built-in state machine that is used to switch between different operational states (modes). The change of state is done either by using command strobes or by internal events such as TX FIFO underflow.

A simplified state diagram, together with typical usage and current consumption, is

19.1 Power-On Start-Up Sequence

When the power supply is turned on, the system must be reset. This is achieved by one of the two sequences described below, i.e. Automatic power-on reset (POR) or manual

shown in [Figure](#page-23-0) 9 on page [24.](#page-23-0) The complete radio control state diagram is shown in [Figure](#page-44-0) [20.](#page-44-0) The numbers refer to the state number readable in the [MARCSTATE](#page-85-0) status register. This register is primarily for test purposes.

reset. After the automatic power-on reset or manual reset, it is also recommended to change the signal that is output on the GDO0 pin. The default setting is to output a clock signal with a frequency of CLK XOSC/192. However, to optimize performance in TX and RX, an alternative GDO setting from the settings found in [Table](#page-54-0) 36 on page [55](#page-53-0) should be selected.

19.1.1 Automatic POR

A power-on reset circuit is included in the **CC1100E**. The minimum requirements stated in [Table](#page-15-0) 16 must be followed for the power-on reset to function properly. The internal powerup sequence is completed when [CHIP_RDYn](#page-26-1) goes low. [CHIP_RDYn](#page-26-1) is observed on the SO pin after CSn is pulled low. See Section [10.1](#page-26-0) for more details on [CHIP_RDYn](#page-26-1).

When the **CC1100E** reset is completed, the chip will be in the IDLE state and the crystal oscillator will be running. If the chip has had sufficient time for the crystal oscillator to stabilize after the power-on-reset, the SO pin will go low immediately after taking CSn low. If CSn is taken low before reset is completed, the SO pin will first go high, indicating that the crystal oscillator is not stabilized, before going low as shown in [Figure](#page-45-0) 21.

Figure 21: Power-On Reset

19.1.2 Manual Reset

The other global reset possibility on the **CC1100E** uses the [SRES](#page-59-3) command strobe. By issuing this strobe, all internal registers and states are set to the default, IDLE state. The

19.2 Crystal Control

The crystal oscillator (XOSC) is either automatically controlled or always on, if [MCSM0.XOSC_FORCE_ON](#page-74-0) is set.

In the automatic mode, the XOSC will be turned off if the [SXOFF](#page-59-4) or [SPWD](#page-59-5) command strobes are issued; the state machine then goes to XOFF or SLEEP respectively. This can only be done from the IDLE state. The XOSC will be turned off when CSn is released (goes high). The XOSC will be automatically turned on again when CSn goes low. The manual power-up sequence is as follows (see [Figure](#page-45-1) 22):

- Set SCLK $= 1$ and SI $= 0$, to avoid potential problems with pin control mode (see Section [11.3](#page-29-0) on page [30](#page-29-1)).
- Strobe CSn low / high.
- Hold CSn low and then high for at least 40 µs relative to pulling CSn low
- Pull CSn low and wait for SO to go low ([CHIP_RDYn](#page-26-1)).
- Issue the [SRES](#page-59-3) strobe on the SI line.
- When SO goes low again, reset is complete and the chip is in the IDLE state.

Note that the above reset procedure is only required just after the power supply is first turned on. If the user wants to reset the $CCTIOCE$ after this, it is only necessary to issue an [SRES](#page-59-3) command strobe.

state machine will then go to the IDLE state. The SO pin on the SPI interface must be pulled low before the SPI interface is ready to be used as described in Section [10.1](#page-26-0) on page [27.](#page-26-0)

If the XOSC is forced on, the crystal will always stay on even in the SLEEP state.

Crystal oscillator start-up time depends on crystal ESR and load capacitances. The electrical specification for the crystal oscillator can be found in Section [4.4](#page-13-0) on page [14](#page-13-0).

19.3 Voltage Regulator Control

The voltage regulator to the digital core is controlled by the radio controller. When the chip enters the SLEEP state which is the state with the lowest current consumption, the voltage regulator is disabled. This occurs after CSn is released when a [SPWD](#page-59-5) command strobe has been sent on the SPI interface. The

19.4 Active Modes

The **CC1100E** has two active modes: receive and transmit. These modes are activated directly by the MCU by using the [SRX](#page-59-6) and [STX](#page-59-1) command strobes, or automatically by Wake on Radio.

The frequency synthesizer must be calibrated regularly. The **CC1100E** has one manual calibration option (using the [SCAL](#page-59-7) strobe), and three automatic calibration options that are controlled by the [MCSM0.FS_AUTOCAL](#page-74-0) setting:

- Calibrate when going from IDLE to either RX or TX (or FSTXON)
- Calibrate when going from either RX or TX to IDLE automatically
- Calibrate every fourth time when going from either RX or TX to IDLE automatically

If the radio goes from TX or RX to IDLE by issuing an [SIDLE](#page-59-8) strobe, calibration will not be performed. The calibration takes a constant number of XOSC cycles; see [Table](#page-48-2) 32 for timing details regarding calibration.

When RX is activated, the chip will remain in receive mode until a packet is successfully received or the RX termination timer expires (see Section [19.7\)](#page-48-0). The probability that a false sync word is detected can be reduced by using PQT, CS, maximum sync word length, and sync word qualifier mode as described in Section [17.](#page-38-1) After a packet is successfully received, the radio controller goes to the state indicated by the [MCSM1.RXOFF_MODE](#page-73-0) setting. The possible destinations are:

- IDLE
- FSTXON: Frequency synthesizer on and ready at the TX frequency. Activate TX with [STX](#page-59-1)
- • TX: Start sending preamble

chip is then in the SLEEP state. Setting CSn low again will turn on the regulator and crystal oscillator and make the chip enter the IDLE state.

When Wake on Radio is enabled, the WOR module will control the voltage regulator as described in Section[19.5](#page-46-0).

RX: Start search for a new packet

Note: When [MCSM1.RXOFF_MODE](#page-73-0)=11 and a packet has been received, it will take some time before a valid RSSI value is present in the RSSI register again even if the radio has never exited RX mode. This time is the same as the RSSI response time discussed in DN505 [13].

Similarly, when TX is active the chip will remain in the TX state until the current packet has been successfully transmitted. Then the state will change as indicated by the [MCSM1.TXOFF_MODE](#page-73-0) setting. The possible destinations are the same as for RX.

The MCU can manually change the state from RX to TX and vice versa by using the command strobes. If the radio controller is currently in transmit and the [SRX](#page-59-6) strobe is used, the current transmission will be ended and the transition to RX will be done.

If the radio controller is in RX when the [STX](#page-59-1) or [SFSTXON](#page-59-2) command strobes are used, the TXif-CCA function will be used. If the channel is not clear, the chip will remain in RX. The [MCSM1.CCA_MODE](#page-73-0) setting controls the conditions for clear channel assessment. See Section [17.5](#page-42-0) on page [43](#page-41-6) for details.

The [SIDLE](#page-59-8) command strobe can always be used to force the radio controller to go to the IDLE state.

19.5 Wake On Radio (WOR)

The optional Wake on Radio (WOR) functionality enables the $CCT100E$ to periodically wake up from SLEEP and listen for incoming packets without MCU interaction.

When the [SWOR](#page-59-9) strobe command is sent on the SPI interface, the **CC1100E** will go to the SLEEP state when CSn is released. The RC oscillator must be enabled before the [SWOR](#page-59-9) strobe can be used, as it is the clock source for the WOR timer. The on-chip timer will set the $\textit{CCT100E}$ into IDLE state and then RX state. After a programmable time in RX, the chip will go back to the SLEEP state, unless a packet is received. See [Figure](#page-47-0) 23 and Section [19.7](#page-48-0) for details on how the timeout works.

To exit WOR mode, set the **CC1100E** into the IDLE state

The **CC1100E** can be set up to signal the MCU that a packet has been received by using the GDO pins. If a packet is received, the [MCSM1.RXOFF_MODE](#page-73-0) will determine the behaviour at the end of the received packet. When the MCU has read the packet, it can put the chip back into SLEEP with the [SWOR](#page-59-9) strobe from the IDLE state.

Note: The FIFO looses its content in the SLEEP state.

The WOR timer has two events, Event 0 and Event 1. In the SLEEP state with WOR activated, reaching Event 0 will turn on the digital regulator and start the crystal oscillator. Event 1 follows Event 0 after a programmed timeout.

The time between two consecutive Event 0 is programmed with a mantissa value given by [WOREVT1.EVENT0](#page-79-1) and [WOREVT0.EVENT0](#page-80-0), and an exponent value set by [WORCTRL.WOR_RES](#page-80-1). The equation is:

$$
t_{Event0} = \frac{750}{f_{XOSC}} \cdot EVENT0 \cdot 2^{5 \cdot WOR_RES}
$$

The Event 1 timeout is programmed with [WORCTRL.EVENT1](#page-80-1). [Figure](#page-47-0) 23 shows the timing relationship between Event 0 timeout and Event 1 timeout.

Figure 23: Event 0 and Event 1 Relationship

The time from the **CC1100E** enters SLEEP state until the next Event0 is programmed to appear, t_{SLEEP} in [Figure](#page-47-0) 23, should be larger than 11.08 ms when using a 26 MHz crystal and 10.67 ms when a 27 MHz crystal is used. If t_{SIEFP} is less than 11.08 (10.67) ms, there is a chance that the consecutive Event 0 will **OCCUP**

$$
\frac{750}{f_{xosc}} \cdot 128
$$
 seconds

too early. Application Note AN047 [\[7\]](#page-90-6) explains in detail the theory of operation and the different registers involved when using WOR, as well as highlighting important aspects when using WOR mode.

19.5.1 RC Oscillator and Timing

The frequency of the low-power RC oscillator used for the WOR functionality varies with temperature and supply voltage. In order to keep the frequency as accurate as possible, the RC oscillator will be calibrated whenever possible, which is when the XOSC is running and the chip is not in the SLEEP state. When the power and XOSC are enabled, the clock used by the WOR timer is a divided XOSC clock. When the chip goes to the sleep state, the RC oscillator will use the last valid calibration result. The frequency of the RC oscillator is locked to the main crystal frequency divided by 750.

In applications where the radio wakes up very often, typically several times every second, it is possible to do the RC oscillator calibration once and then turn off calibration to reduce the current consumption. This is done by setting [WORCTRL.RC_CAL=](#page-80-1)0 and requires that RC oscillator calibration values are read from registers RCCTRL0 STATUS and [RCCTRL1_STATUS](#page-86-3) and written back to [RCCTRL0](#page-82-0) and [RCCTRL1](#page-82-1) respectively. If the

RC oscillator calibration is turned off, it will have to be manually turned on again if the temperature and/or the supply voltage

19.6 Timing

The radio controller controls most of the timing in the **CC1100E**, such as synthesizer calibration, PLL lock time, and RX/TX turnaround times. Timing from IDLE to RX and IDLE to TX is constant, dependent on the auto calibration setting. RX/TX and TX/RX turnaround times are constant. The calibration time is constant 18739 clock periods. [Table](#page-48-2) 32 shows timing in crystal clock cycles for key state transitions.

Power on time and XOSC start-up times are variable, but within the limits stated in [Table](#page-13-1) [11](#page-13-1).

Note that in a frequency hopping spread spectrum or a multi-channel protocol the calibration time can be reduced from 721 µs to approximately 150 µs. This is explained in Section [28.2](#page-56-0).

19.7 RX Termination Timer

The **CC1100E** has optional functions for automatic termination of RX after a programmable time. The main use for this functionality is Wake on Radio, but it may also be useful for other applications. The termination timer starts when in RX state. The timeout is programmable with the [MCSM2.RX_TIME](#page-72-0) setting. When the timer expires, the radio controller will check the condition for staying in RX; if the condition is not met, RX will terminate.

The programmable conditions are:

- MCSM2.RX TIME OUAL=0: Continue receive if sync word has been found
- \bullet MCSM2.RX TIME OUAL=1: Continue receive if sync word has been found, or if the preamble quality is above threshold (PQT)

If the system expects the transmission to have started when enabling the receiver, the MCSM2.RX TIME RSSI function can be used. The radio controller will then terminate RX if the first valid carrier sense sample indicates no carrier (RSSI below threshold). See Section [17.4](#page-40-0) on page [41](#page-40-3) for details on Carrier Sense.

changes. Refer to Application Note AN047 [\[7\]](#page-90-6) for further details.

Table 32: State Transition Timing

For ASK/OOK modulation, lack of carrier sense is only considered valid after eight symbol periods. Thus, the MCSM2.RX TIME RSSI function can be used in ASK/OOK mode when the distance between "1" symbols is eight or less.

If RX terminates due to no carrier sense when the [MCSM2.RX_TIME_RSSI](#page-72-0) function is used, or if no sync word was found when using the [MCSM2.RX_TIME](#page-72-0) timeout function, the chip will always go back to IDLE if WOR is disabled and back to SLEEP if WOR is enabled. Otherwise, the [MCSM1.RXOFF_MODE](#page-73-0) setting determines the state to go to when RX ends. This means that the chip will not automatically go back to SLEEP once a sync word has been received. It is therefore recommended to always wake up the microcontroller on sync word detection when using WOR mode. This can be done by selecting output signal 6 (see [Table](#page-54-0) 36 on page [55\)](#page-53-0) on one of the programmable GDO output pins, and programming the microcontroller to wake up on an edge-triggered interrupt from this GDO pin.

20 Data FIFO

The **CC1100E** contains two 64 byte FIFOs, one for received data and one for data to be transmitted. The SPI interface is used to read from the RX FIFO and write to the TX FIFO. Section [10.5](#page-27-1) contains details on the SPI FIFO access. The FIFO controller will detect overflow in the RX FIFO and underflow in the TX FIFO.

When writing to the TX FIFO it is the responsibility of the MCU to avoid TX FIFO overflow. A TX FIFO overflow will result in an error in the TX FIFO content.

Likewise, when reading the RX FIFO the MCU must avoid reading the RX FIFO past its empty value since a RX FIFO underflow will result in an error in the data read out of the RX FIFO.

The chip status byte that is available on the SO pin while transferring the SPI header and contains the fill grade of the RX FIFO if the access is a read operation and the fill grade of the TX FIFO if the access is a write operation. Section [10.1](#page-26-0) on page [27](#page-26-0) contains more details on this.

The number of bytes in the RX FIFO and TX FIFO can be read from the status registers [RXBYTES.NUM_RXBYTES](#page-86-1) and [TXBYTES.NUM_TXBYTES](#page-86-2) respectively. If a received data byte is written to the RX FIFO at the exact same time as the last byte in the RX FIFO is read over the SPI interface, the RX FIFO pointer is not properly updated and the last read byte will be duplicated. To avoid this problem, the RX FIFO should never be emptied before the last byte of the packet is received.

For packet lengths less than 64 bytes it is recommended to wait until the complete packet has been received before reading it out of the RX FIFO.

If the packet length is larger than 64 bytes, the MCU must determine how many bytes can be
read from the RX FIFO read from the RX FIFO ([RXBYTES.NUM_RXBYTES](#page-86-1)-1). The following software routine can be used:

- 1. Read RXBYTES.NUM RXBYTES repeatedly at a rate guaranteed to be at least twice that of which RF bytes are received until the same value is returned twice; store value in *n*.
- 2. If $n < \#$ of bytes remaining in packet, read *n*-1 bytes from the RX FIFO.
- 3. Repeat steps 1 and 2 until $n = #$ of bytes remaining in packet.
- 4. Read the remaining bytes from the RX FIFO.

The 4-bit [FIFOTHR.FIFO_THR](#page-64-0) setting is used to program threshold points in the FIFOs.

[Table](#page-49-0) 33 lists the 16 FIFO THR settings and the corresponding thresholds for the RX and TX FIFOs. The threshold value is coded in opposite directions for the RX FIFO and TX FIFO. This gives equal margin to the overflow and underflow conditions when the threshold is reached.

Table 33: [FIFO_THR](#page-64-0) Settings and the Corresponding FIFO Thresholds

A signal will assert when the number of bytes in the FIFO is equal to or higher than the programmed threshold. This signal can be viewed on the GDO pins (see [Table](#page-54-0) 36 on page [55](#page-53-0)).

[Figure](#page-50-0) 24 shows the number of bytes in both the RX FIFO and TX FIFO when the threshold signal toggles in the case of [FIFO_THR=](#page-64-0)13. [Figure](#page-50-1) 25 shows the signal on the GDO pin as the respective FIFO is filled above the threshold, and then drained below in the case of [FIFO_THR](#page-64-0)=13.

21 Frequency Programming

The frequency programming in the **CC1100E** is designed to minimize the programming needed in a channel-oriented system.

To set up a system with channel numbers, the desired channel spacing is programmed with the [MDMCFG0.CHANSPC_M](#page-70-1) and [MDMCFG1.CHANSPC_E](#page-70-0) registers. The channel spacing registers are mantissa and exponent respectively. The base or start frequency is set

$$
f_{\text{carrier}} = \frac{f_{\text{XOSC}}}{2^{16}} \cdot \left(FREQ + CHAN \cdot \left(\left(256 + CHANSPC _ M \right) \cdot 2^{CHANSPC _ E - 2} \right) \right)
$$

With a 26 MHz crystal the maximum channel spacing is 405 kHz. To get e.g. 1 MHz channel spacing, one solution is to use 333 kHz channel spacing and select each third channel in [CHANNR.CHAN](#page-66-1).

The preferred IF frequency is programmed with the FSCTRL1.FREO IF register. The IF frequency is given by:

$$
f_{IF} = \frac{f_{XOSC}}{2^{10}} \cdot FREG _IF
$$

Figure 24 Example of FIFOs at Threshold

Figure 25: Number of Bytes in FIFO vs. the GDO Signal ([GDOx_CFG=0x00](#page-63-0) in RX and [GDOx_CFG=0x02](#page-63-0) in TX, [FIFO_THR=13](#page-64-0))

by the 24 bit frequency word located in the [FREQ2](#page-67-0), [FREQ1](#page-67-1), and [FREQ0](#page-67-2) registers. This word will typically be set to the centre of the lowest channel frequency that is to be used.

The desired channel number is programmed with the 8-bit channel number register, [CHANNR.CHAN](#page-66-1), which is multiplied by the channel offset. The resultant carrier frequency is given by:

Note that the SmartRF[®] Studio software [\[8\]](#page-90-3) automatically calculates the optimum [FSCTRL1.FREQ_IF](#page-67-3) register setting based on channel spacing and channel filter bandwidth.

If any frequency programming register is altered when the frequency synthesizer is running, the synthesizer may give an undesired response. Hence, the frequency programming should only be updated when the radio is in the IDLE state.

22 VCO

The VCO is completely integrated on-chip.

22.1 VCO and PLL Self-Calibration

The VCO characteristics vary with temperature and supply voltage changes as well as the desired operating frequency. In order to ensure reliable operation, the **CC1100E** includes frequency synthesizer self-calibration circuitry. This calibration should be done regularly, and must be performed after turning on power and before using a new frequency (or channel). The number of XOSC cycles for completing the PLL calibration is given in [Table](#page-48-2) 32 on page [49](#page-48-2).

The calibration can be initiated automatically or manually. The synthesizer can be automatically calibrated each time the synthesizer is turned on, or each time the synthesizer is turned off automatically. This is configured with the [MCSM0.FS_AUTOCAL](#page-74-0) register setting. In manual mode, the calibration is initiated when the [SCAL](#page-59-7) command strobe is activated in the IDLE mode.

23 Voltage Regulators

The **CC1100E** contains several on-chip linear voltage regulators that generate the supply voltages needed by low-voltage modules. These voltage regulators are invisible to the user, and can be viewed as integral parts of the various modules. The user must however make sure that the absolute maximum ratings and required pin voltages in [Table](#page-6-0) 1 and [Table](#page-16-0) [17](#page-16-0) are not exceeded.

By setting the CSn pin low, the voltage regulator to the digital core turns on and the crystal oscillator starts. The SO pin on the SPI interface must go low before the first positive edge of SCLK (setup time is given in [Table](#page-25-0) [20](#page-25-0)).

24 Output Power Programming

The RF output power level from the device has two levels of programmability as illustrated in [Figure](#page-53-1) 26. The special [PATABLE](#page-28-0) register can hold up to eight user selected output power settings. The 3-bit [FREND0.PA_POWER](#page-81-0) value selects the [PATABLE](#page-28-0) entry to use. This twolevel functionality provides flexible PA power ramp up and ramp down at the start and end of transmission as well as ASK modulation **Note:** The calibration values are maintained in SLEEP mode, so the calibration is still valid after waking up from SLEEP mode unless supply voltage or temperature has changed significantly.

To check that the PLL is in lock, the user can program register [IOCFGx.GDOx_CFG](#page-63-0) to 0x0A, and use the lock detector output available on the GDOx pin as an interrupt for the MCU $(x = 0.1, or 2)$. A positive transition on the GDOx pin means that the PLL is in lock. As an alternative the user can read register FSCAL1. The PLL is in lock if the register content is different from 0x3F. Refer also to the **CC1100E** Errata Note [\[5\].](#page-90-0)

For more robust operation, the source code could include a check so that the PLL is recalibrated until PLL lock is achieved if the PLL does not lock the first time.

If the chip is programmed to enter power-down mode ([SPWD](#page-59-5) strobe issued), the power will be turned off after CSn goes high. The power and crystal oscillator will be turned on again when CSn goes low.

The voltage regulator for the digital core requires one external decoupling capacitor.

The voltage regulator output should only be used for driving the CC1100E.

shaping. All the PA power settings in the [PATABLE](#page-28-0) from index 0 up to the FRENDO.PA POWER value are used.

The power ramping at the start and at the end of a packet can be turned off by setting [FREND0.PA_POWER=](#page-81-0)0 and then program the desired output power to index 0 in the [PATABLE](#page-28-0).

If OOK modulation is used, the logic 0 and logic 1 power levels shall be programmed to index 0 and 1 respectively.

Table 33 contains recommended [PATABLE](#page-28-0) settings for various output levels and frequency bands. DN013 **[Error! Reference](#page-28-1) [source not found.](#page-28-1)** gives the complete tables for the different frequency bands. Using PA settings from 0x61 to 0x6F is not recommended.

Table 34 contains output power and current consumption for default [PATABLE](#page-28-0) setting (0xC6).

See Section [10.6](#page-28-1) on page [29](#page-28-0) for [PATABLE](#page-28-0) programming details. [PATABLE](#page-28-0) must be programmed in burst mode if you want to write to other entries than [PATABLE](#page-28-0) [0].

Note: All content of the PATABLE except for the first byte (index 0) is lost when entering the SLEEP state.

	480 MHz		955 MHz	
Output Power [dBm]	Setting	Current Consumption, Typ. [mA]	Setting	Current Consumption, Typ. [mA]
-30	0x04	12.5	0x30	13.0
-20	0x0E	13.0	0x14	12.9
-15	0x1C	13.5	0x18	13.6
-10	0x26	14.9	0x24	14.6
-5	0x2B	16.9	0x28	16.2
0	0x60	16.6	0x60	16.5
5	0x86	19.8	0x86	19.1
$\overline{7}$	0xCB	24.6	0xC7	26.3
10(9)	0xC2	29.6	0xC0	30.9

Table 34: Optimum [PATABLE](#page-28-0) Settings for Various Output Power Levels and Frequency Bands

Table 35: Output Power and Current Consumption for Default [PATABLE](#page-28-0) Setting

25 Shaping and PA Ramping

With ASK modulation, up to eight power settings are used for shaping. The modulator contains a counter that counts up when transmitting a one and down when transmitting a zero. The counter counts at a rate equal to 8 times the symbol rate. The counter saturates

at [FREND0.PA_POWER](#page-81-0) and 0 respectively. This counter value is used as an index for a lookup in the power table. Thus, in order to utilize the whole table, [FREND0.PA_POWER](#page-81-0) should be 7 when ASK is active. The shaping of the ASK signal is dependent on the

Figure 27: Shaping of ASK Signal

26 General Purpose / Test Output Control Pins

The three digital output pins GDO0, GDO1, and GDO2 are general control pins configured with $IOCFGO. GDOOCFG$, [IOCFG1.GDO1_CFG](#page-63-1), and [IOCFG2.GDO2_CFG](#page-63-2) respectively. [Table](#page-54-0) 36 shows the different signals that can be monitored on the GDO pins. These signals can be used as inputs to the MCU.

GDO1 is the same pin as the SO pin on the SPI interface, thus the output programmed on this pin will only be valid when CSn is high. The default value for GDO1 is 3-stated which is useful when the SPI interface is shared with other devices.

The default value for GDO0 is a 135-141 kHz clock output (XOSC frequency divided by 192). Since the XOSC is turned on at poweron-reset, this can be used to clock the MCU in systems with only one crystal. When the MCU is up and running, it can change the clock frequency by writing to [IOCFG0.GDO0_CFG.](#page-63-0)

An on-chip analog temperature sensor is enabled by writing the value 128 (0x80) to the [IOCFG0](#page-63-0) register. The voltage on the GDO0 pin is then proportional to temperature. See Section [4.7](#page-14-0) on page [15](#page-14-0) for temperature sensor specifications.

If the [IOCFGx.GDOx_CFG](#page-63-0) setting is less than $0x20$ and $IOCFGx_GDOx_INV$ is 0 (1), the GDO0 and GDO2 pins will be hardwired to 0 (1), and the GDO1 pin will be hardwired to 1 (0) in the SLEEP state. These signals will be hardwired until the [CHIP_RDYn](#page-26-1) signal goes low.

If the [IOCFGx.GDOx_CFG](#page-63-0) setting is 0x20 or higher, the GDO pins will work as programmed also in SLEEP state. As an example, GDO1 is high impedance in all states if [IOCFG1.GDO1_CFG=](#page-63-1)0x2E.

Table 36: GDOx Signal Selection (x = 0, 1, or 2)

27 Asynchronous and Synchronous Serial Operation

Several features and modes of operation have been included in the **CC1100E** to provide backward compatibility with previous Chipcon products and other existing RF communication systems. For new systems, it is recommended

27.1 Asynchronous Serial Operation

Asynchronous transfer is included in the **CC1100E** for backward compatibility with
systems that are already using the systems that are already using the asynchronous data transfer.

When asynchronous transfer is enabled, several of the support mechanisms for the MCU that are included in the **CC1100E** will be disabled, such as packet handling hardware, buffering in the FIFO, and so on. The asynchronous transfer mode does not allow for the use of the data whitener, interleaver, and FEC, and it is not possible to use Manchester encoding. MSK is not supported for asynchronous transfer.

27.2 Synchronous Serial Operation

Setting PKTCTRL0.PKT FORMAT to 1 enables synchronous serial mode. In the synchronous serial mode, data is transferred on a two-wire serial interface. The **CC1100E** provides a clock that is used to set up new data on the data input line or sample data on the data output line. Data input (TX data) is on the GDO0 pin. This pin will automatically be configured as an input when TX is active. The TX latency is 8 bits. The data output pin can be any of the GDO pins. This is set by the [IOCFG0.GDO0_CFG](#page-63-0), [IOCFG1.GDO1_CFG](#page-63-1), and IOCFG2.GDO2 CFG fields. Time from start of reception until data is available on the receiver data output pin is equal to 9 bit.

Preamble and sync word insertion/detection may or may not be active, dependent on the sync mode set by the [MDMCFG2.SYNC_MODE](#page-68-0).

If preamble and sync word is disabled, all other packet handler features and FEC should also be disabled. The MCU must then handle preamble and sync word insertion and detection in software.

to use the built-in packet handling features, as they can give more robust communication, significantly offload the microcontroller, and simplify software development.

Setting PKTCTRL0.PKT FORMAT to 3 enables asynchronous serial mode. In TX, the GDO0 pin is used for data input (TX data). Data output can be on GDO0, GDO1, or GDO2. This is set by the [IOCFG0.GDO0_CFG,](#page-63-0) [IOCFG1.GDO1_CFG](#page-63-1) and [IOCFG2.GDO2_CFG](#page-63-2) fields.

The **CC1100E** modulator samples the level of the asynchronous input 8 times faster than the programmed data rate. The timing requirement for the asynchronous stream is that the error in the bit period must be less than one eighth of the programmed data rate.

If preamble and sync word insertion/detection is left on, all packet handling features and FEC can be used. One exception is that the address filtering feature is unavailable in synchronous serial mode.

When using the packet handling features in synchronous serial mode, the **CC1100E** will insert and detect the preamble and sync word and the MCU will only provide/get the data
payload. This is equivalent to the This is equivalent to the recommended FIFO operation mode.

An alternative serial RX output option is to configure any of the GD0 pins for [RX_SYMBOL_TICK](#page-54-1) and [RX_HARD_](#page-54-2)[1:0], see [Table](#page-54-0) 36. [RX_HARD_](#page-54-2)[1:0] is the hard decision symbol. RX HARD [1:0] contain data for 4-ary modulation formats while RX_HARD_DATA [1] contain data for 2-ary modulation formats. The [RX_SYMBOL_TICK](#page-54-1) signal is the symbol clock and is high for one half symbol period whenever a new symbol is presented on the hard and soft data outputs. This option may be used for both synchronous and asynchronous interfaces.

28 System Considerations and Guidelines

28.1 SRD Regulations

International regulations and national laws regulate the use of radio receivers and transmitters. The **CC1100E** is specifically designed for use in the license free 470-510 MHz and 950-960 MHz frequency bands in China and Japan, respectively.

28.1.1 ARIB STD-T96

The applicable regulatory requirements for using the $CCT100F$ at the 950-956 MHz frequency band in Japan are specified by the ARIB STD-T96 [\[6\].](#page-90-7)

For applications targeting ARIB STD-T96, [FSCAL3 \[7:4\]](#page-81-1) needs to be set to 0xA and [FSCAL0](#page-81-1) needs to be set to 0x07 for optimum performance.

The **CC1100E** can support operation with one (200 kHz), two (400 kHz) and three (600 kHz) unit channels as defined by the ARIB STD-T96 but will typically be used in wireless systems with two and three unit channels. For data rates higher than 100 kbps, the frequency deviation may have to be reduced compared to the default settings in order to comply with the ARIB STD-T96 transmit specifications.

Typical margins to the transmit spectrum mask measured according to the ARIB STD-T96 using the CC1100E reference design at 0 dBm output power are shown in [Table](#page-56-1) 37. Higher margins can be achieved by reducing the output power accordingly.

Please note that compliance with regulations is dependent on the complete system performance. It is the customer's responsibility to ensure that the system complies with regulations.

Table 37: CC1100E typical performance values for ARIB STD-T96 using the CC1100E reference design, 25C and 3V ([FSCAL3](#page-81-1) [7:4] set to 0xA and [FSCAL0](#page-81-1) set to 0x07)

28.2 Frequency Hopping and Multi-Channel Systems

The 470 MHz and 950 MHz bands are shared by many systems both in industrial, office, and home environments. It is therefore recommended to use frequency hopping spread spectrum (FHSS) or a multi-channel protocol because the frequency diversity makes the system more robust with respect to interference from other systems operating in the same frequency band. FHSS also combats multipath fading.

CC1100E

The **CC1100E** is highly suited for FHSS or multichannel systems due to its agile frequency synthesizer and effective communication interface. Using the packet handling support and data buffering is also beneficial in such systems as these features will significantly offload the host controller.

Charge pump current, VCO current, and VCO capacitance array calibration data is required for each frequency when implementing frequency hopping for the **CC1100E**. There are 3 ways of obtaining the calibration data from the chip:

1) Frequency hopping with calibration for each hop. The PLL calibration time is approximately 720 µs. The blanking interval between each frequency hop is then approximately 810 us.

2) Fast frequency hopping without calibration for each hop can be done by performing the necessary calibrating at startup and saving the resulting [FSCAL3](#page-81-1), [FSCAL2](#page-82-2), and [FSCAL1](#page-82-3) register values in MCU memory. The VCO capacitance array calibration [FSCAL1](#page-82-3) register value must be found for each RF frequency to be used. The VCO current calibration value and the charge pump current calibration value available in [FSCAL2](#page-82-2) and [FSCAL3](#page-81-1) respectively are not dependent on the RF frequency, so the same value can therefore be used for all RF frequencies for these two registers. Between each frequency hop, the calibration process can then be replaced by writing the [FSCAL3](#page-81-1), [FSCAL2](#page-82-2) and [FSCAL1](#page-82-3) register values that corresponds to the next RF frequency. The PLL turn on time is approximately 90 us. The blanking interval between each frequency hop is then approximately 90 µs.

28.3 Data Burst Transmissions

The high maximum data rate of the **CC1100E** opens up for burst transmissions. A low average data rate link (e.g. 10 kBaud) can be realized by using a higher over-the-air data rate. Buffering the data and transmitting in bursts at high data rate (e.g. 500 kBaud) will reduce the time in active mode, and hence also reduce the average current consumption

28.4 Continuous Transmissions

In data streaming applications, the **CC1100E** opens up for continuous transmissions at a 500 kBaud effective data rate. As the modulation is done with a closed loop PLL, there is no limitation in the length of a

3) Run calibration on a single frequency at startup. Next write 0 to [FSCAL3 \[5:4\]](#page-81-1) to disable the charge pump calibration. After writing to [FSCAL3 \[5:4\]](#page-81-1), strobe [SRX](#page-59-6) (or [STX](#page-59-1)) with [MCSM0.FS_AUTOCAL](#page-74-0)=1 for each new frequency hop. That is, VCO current and VCO capacitance calibration is done, but not charge pump current calibration. When charge pump current calibration is disabled the calibration time is reduced from approximately 720 us to approximately 150 us. The blanking interval between each frequency hop is then approximately 240 µs.

There is a trade off between blanking time and memory space needed for storing calibration data in non-volatile memory. Solution 2) above gives the shortest blanking interval, but requires more memory space to store calibration values. This solution also requires that the supply voltage and temperature do not vary much in order to have a robust solution. Solution 3) gives approximately 570 us smaller blanking interval than solution 1).

The recommended settings for [TEST0.VCO_SEL_CAL_EN](#page-84-2) changes with frequency. This means that one should always use SmartRF® Studio [\[8\]](#page-90-3) to get the correct settings for a specific frequency before doing a calibration, regardless of which calibration method is being used.

Note: The content in the [TESTn](#page-84-2) registers $(n = 0, 1, or 2)$ are not retained in SLEEP state, thus it is necessary to re-write these registers when returning from the SLEEP state.

significantly. Reducing the time in active mode will reduce the likelihood of collisions with other systems in the same frequency range.

Note: The sensitivity and thus transmission range is reduced for high data rate bursts compared to lower data rates.

transmission (open loop modulation used in some transceivers often prevents this kind of continuous data streaming and reduces the effective data rate).

28.5 Low Cost Systems

As the **CC1100E** provides 1.2 - 500 kBaud multichannel performance without any external SAW or loop filters, a very low cost system can be made.

A HC-49 type SMD crystal is used in the CC1100E EM reference designs [\(\[3\]](#page-90-8) and [0](#page-90-9)).

28.6 Battery Operated Systems

In low power applications, the SLEEP state with the crystal oscillator core switched off should be used when the **CC1100E** is not active. It is possible to leave the crystal

28.7 Increasing Output Power

In some applications it may be necessary to extend the link range. Adding an external power amplifier is the most effective way of doing this. The power amplifier should be The crystal package strongly influences the price. In a size constrained PCB design, a smaller, but more expensive, crystal may be used.

oscillator core running in the SLEEP state if start-up time is critical. The WOR functionality should be used in low power applications.

inserted between the antenna and the balun and matching circuit. Two T/R switches are needed to disconnect the PA in RX mode, see details in [Figure](#page-58-0) 28.

29 Configuration Registers

The configuration of the $CCTIOOE$ is done by programming 8-bit registers. The optimum configuration data based on selected system parameters are most easily found by using the SmartRF[®] Studio software [\[8\]](#page-90-3). Complete descriptions of the registers are given in the following tables. After chip reset, all the registers have default values as shown in the tables. The optimum register setting might differ from the default value. After a reset, all registers that shall be different from the default value therefore needs to be programmed through the SPI interface.

There are 13 command strobe registers, listed in [Table](#page-59-10) 38. Accessing these registers will initiate the change of an internal state or mode. There are 47 normal 8-bit configuration registers listed in [Table](#page-60-0) 39. Many of these

registers are for test purposes only, and need not be written for normal operation of the CC1100E.

There are also 12 status registers that are listed in [Table](#page-61-0) 40. These registers, which are read-only, contain information about the status of the c c 1100 c .

The two FIFOs are accessed through one 8-bit register. Write operations write to the TX FIFO, while read operations read from the RX FIFO.

During the header byte transfer and while writing data to a register or the TX FIFO, a status byte is returned on the SO line. This status byte is described in [Table](#page-26-2) 21 on page [27](#page-26-2).

[Table](#page-62-0) 41 summarizes the SPI address space. The address to use is given by adding the base address to the left and the burst and

read/write bits on the top. Note that the burst bit has different meaning for base addresses above and below 0x2F.

Table 38: Command Strobes

Table 39: Configuration Registers Overview

Table 40: Status Registers Overview

CC1100E

29.1 Configuration Register Details – Registers with preserved values in SLEEP state

0x00: IOCFG2 – GDO2 Output Pin Configuration

0x01: IOCFG1 – GDO1 Output Pin Configuration

0x02: IOCFG0 – GDO0 Output Pin Configuration

0x03: FIFOTHR – RX FIFO and TX FIFO Thresholds

CC1100E

0x04: SYNC1 – Sync Word, High Byte

0x05: SYNC0 – Sync Word, Low Byte

0x06: PKTLEN – Packet Length

0x07: PKTCTRL1 – Packet Automation Control Bit Field Name Reset R/W Description 7:5 PQT[2:0] 0 (0x00) R/W Preamble quality estimator threshold. The preamble quality estimator increases an internal counter by one each time a bit is received that is a bit is received that is the same as the last bit. When PQT=0 a sync word is always accepted. 4 | 0 R0 Not Used. the RX FIFO size. OK.

0x08: PKTCTRL0 – Packet Automation Control

0x09: ADDR – Device Address

0x0A: CHANNR – Channel Number

0x0B: FSCTRL1 – Frequency Synthesizer Control

0x0C: FSCTRL0 – Frequency Synthesizer Control

0x0D: FREQ2 – Frequency Control Word, High Byte

0x0E: FREQ1 – Frequency Control Word, Middle Byte

0x0F: FREQ0 – Frequency Control Word, Low Byte

0x10: MDMCFG4 – Modem Configuration

0x11: MDMCFG3 – Modem Configuration

0x13: MDMCFG1– Modem Configuration

0x14: MDMCFG0– Modem Configuration

0x15: DEVIATN – Modem Deviation Setting

0x17: MCSM1– Main Radio Control State Machine Configuration

0x19: FOCCFG – Frequency Offset Compensation Configuration

0x1B: AGCCTRL2 – AGC Control

0x1D: AGCCTRL0 – AGC Control

0x1E: WOREVT1 – High Byte Event0 Timeout

0x20: WORCTRL – Wake On Radio Control

0x21: FREND1 – Front End RX Configuration

0x22: FREND0 – Front End TX Configuration

0x23: FSCAL3 – Frequency Synthesizer Calibration

0x25: FSCAL1 – Frequency Synthesizer Calibration

0x26: FSCAL0 – Frequency Synthesizer Calibration

0x27: RCCTRL1 – RC Oscillator Configuration

29.2 Configuration Register Details – Registers that Loose Programming in SLEEP State

0x29: FSTEST – Frequency Synthesizer Calibration Control

0x2A: PTEST – Production Test

0x2B: AGCTEST – AGC Test

0x2C: TEST2 – Various Test Settings

0x2D: TEST1 – Various Test Settings

0x2E: TEST0 – Various Test Settings

29.3 Status Register Details

0x30 (0xF0): PARTNUM – Chip ID

0x31 (0xF1): VERSION – Chip ID

0x32 (0xF2): FREQEST – Frequency Offset Estimate from Demodulator

0x33 (0xF3): LQI – Demodulator Estimate for Link Quality

0x34 (0xF4): RSSI – Received Signal Strength Indication

0x35 (0xF5): MARCSTATE – Main Radio Control State Machine State

0x36 (0xF6): WORTIME1 – High Byte of WOR Time

0x37 (0xF7): WORTIME0 – Low Byte of WOR Time

0x38 (0xF8): PKTSTATUS – Current GDOx Status and Packet Status

0x39 (0xF9): VCO_VC_DAC – Current Setting from PLL Calibration Module

0x3A (0xFA): TXBYTES – Underflow and Number of Bytes

0x3B (0xFB): RXBYTES – Overflow and Number of Bytes

0x3C (0xFC): RCCTRL1_STATUS – Last RC Oscillator Calibration Result

30 Package Description (QFN 20)

30.1 Recommended PCB Layout for Package (QFN 20)

Figure 29: Recommended PCB Layout for QFN 20 Package

Note: Figure 29 is an illustration only and not to scale. There are five 10 mil via holes distributed symmetrically in the ground pad under the package. See also the CC1100EEM reference designs ([3] and [4]).

30.2 Soldering Information

The recommendations for lead-free reflow in IPC/JEDEC J-STD-020 should be followed.

30.3 Ordering Information

Table 42: Ordering Information

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Ph-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and package, or 2) lead-base compatible) as defined above

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

CC1100E

References

- [1] CC1101 Datasheet
- [2] CC1100 Datasheet
- [3] CC1100E EM 470 MHz Reference Design
- [4] CC1100E EM 950 MHz Reference Design
- [5] CC1100E Errata Note
- [6] ARIB STD-T96 ver.1.0
- [7] AN047 CC1100/CC2500 – Wake-On-Radio ([swra126.pdf](http://www.ti.com/lit/swra126))
- [8] SmartRF[®] Studio ([swrc046.zip\)](http://www.ti.com/lit/zip/swrc046)
- [9] CC1100 CC1101 CC1100E CC2500 Examples Libraries ([swrc021.zip\)](http://www.ti.com/lit/zip/swrc021)
- [10] CC1100/CC1150DK, CC1101DK, and CC2500/CC2550DK Examples and Libraries User Manual [\(swru109.pdf\)](http://www.ti.com/lit/SWRU109)
- [11] DN010 Close-in Reception with CC1101 (and CC1100E) ([swra147.pdf](http://www.ti.com/lit/swra147))
- [12] DN015 Permanent Frequency Offset Compensation ([swra159.pdf](http://www.ti.com/lit/swra159))
- [13] DN505 RSSI Interpretation and Timing [\(swra114.pdf\)](http://www.ti.com/lit/swra114)
- [14] AN058 Antenna Selection Guide [\(swra161.pdf\)](http://www.ti.com/lit/swra161)
- [15] DN022 CC11xx OOK/ASK register settings ([swra215.pdf](http://www.ti.com/lit/swra215))
- [16] DN005 CC11xx Sensitivity versus Frequency Offset and Crystal Accuracy [\(swra122.pdf](http://www.ti.com/lit/swra122a))
- [17] DN501 PATABLE Access
- [18] DN504 FEC Implementation

31 General Information

31.1 Document History

Table 43: Document History

PACKAGE MATERIALS INFORMATION

TEXAS

INSTRUMENTS

TRAY

CW - Measurement for tray edge (Y direction) to corner pocket center - CL - Measurement for tray edge (X direction) to corner pocket center

Chamfer on Tray corner indicates Pin 1 orientation of packed units.

www.ti.com 12-Mar-2022

GENERIC PACKAGE VIEW

RGP 20 VQFN - 1 mm max height

4 x 4, 0.5 mm pitch VERY THIN QUAD FLATPACK

Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated