Burr-Brown Products from Texas Instruments



SLAS387A-NOVEMBER 2004-REVISED DECEMBER 2004

18-BIT, 600-kHz, PSEUDO-DIFFERENTIAL INPUT, MICROPOWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH SERIAL INTERFACE AND REFERENCE

FEATURES

3 E

- 600-kHz Sample Rate
- ±2 LSB Typ, ±4 LSB Max INL
- 18-Bit NMC Ensured Over Temperature
- SINAD 91 dB, SFDR 119 dB at f_i = 1 kHz
- High-Speed Serial Interface up to 40 MHz
- Onboard Reference Buffer
- Onboard 4.096-V Reference
- Pseudo-Differential Input, 0 V to 4.2 V
- Onboard Conversion Clock
- Selectable Output Format, 2's Complement or Straight Binary
- Zero Latency
- Wide Digital Supply
- Low Power:
 - 115 mW at 600 kHz
 - 15 mW During Nap Mode
 - 10 μW During Power Down
- 28-Pin 6 x 6 QFN Package

APPLICATIONS

- Medical Instruments
- Optical Networking
- Transducer Interface
- High Accuracy Data Acquisition Systems
- Magnetometers


DESCRIPTION

The ADS8380 is a high performance 18-bit, 600-kHz A/D converter with single-ended (pseudo-differential) input. The device includes an 18-bit capacitor-based SAR A/D converter with inherent sample and hold. The ADS8380 offers a high-speed CMOS serial interface with clock speeds up to 40 MHz.

The ADS8380 is available in a 28 lead 6×6 QFN package and is characterized over the industrial -40° C to 85°C temperature range.

		0 1						
Type/Speed	500 kHz	~ 600 kHz	750 kHZ	1 MHz	1.25 MHz	2 MHz	3 MHz	4 MHz
18-Bit Pseudo-Diff	ADS8383	ADS8381						
To-Bit Pseudo-Dill		ADS8380 (S)						
18-Bit Pseudo-Bipolar, Fully Diff		ADS8382 (S)						
16-Bit Pseudo-Diff			ADS8371		ADS8401/05	ADS8411		
16-Bit Pseudo-Bipolar, Fully Diff					ADS8402/06	ADS8412		
14-Bit Pseudo-Diff					ADS7890 (S)		ADS7891	
12-Bit Pseudo-Diff				ADS7886				ADS7881

High Speed SAR Converter Family



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

A



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION⁽¹⁾

MODEL	MAXIMUM INTEGRAL LINEARITY (LSB)	MAXIMUM DIFFERENTIAL LINEARITY (LSB)	NO MISSING CODES RESOLUTION (BIT)	PACKAGE TYPE	PACKAGE DESIGNATOR	TEMPERATURE RANGE	ORDERING INFORMATION	TRANSPORT MEDIA QUANTITY	
ADS83801	±6	-2/2.5	17	28 Pin 6×6 QFN	P RHP	–40°C to 85°C	ADS8380IRHPT	Small Tape and reel 250	
AD363601	10	-2/2.5				-40 C 10 83 C	ADS8380IRHPR	Tape and reel 1000	
	+4	-1/1.5	18	28 Pin R 6×6 QFN R	28 Pin		-40°C to 85°C	ADS8380IBRHPT	Small Tape and reel 250
ADS8380IB	±4	-1/1.5	10		RHP	-40 C 10 85 C	ADS8380IBRHPR	Tape and reel 1000	

(1) For the most current specifications and package information, refer to our web site at www.ti.com

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted⁽¹⁾

		UNIT
	+IN to AGND	-0.3 V to +VA + 0.3 V
Valtaga	-IN to AGND	-0.3 V to +VA + 0.3 V
Voltage	+VA to AGND	–0.3 V to 7 V
	+VBD to BDGND	–0.3 V to 7 V
Digital input voltage to BDGN	D	-0.3 V to +VBD + 0.3 V
Digital input voltage to +VA		+0.3 V
Operating free-air temperature range, T _A		-40°C to 85°C
Storage temperature range, 7	- stg	–65°C to 150°C
Junction temperature (T _J max	;)	150°C
	Power dissipation	$(T_J max - T_A)/\theta_{JA}$
QFN package	θ_{JA} thermal impedance	86°C/W
Lood tomporature coldering	Vapor phase (60 sec)	215°C
Lead temperature, soldering	Infrared (15 sec)	220°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SPECIFICATIONS

At -40° C to 85° C, +VA = +5 V, +VBD = +5 V or +VBD = +2.7 V, using internal or external reference, $f_{SAMPLE} = 600$ kHz, unless otherwise noted. (All performance parameters are valid only after device has properly resumed from power down, see Table 2.)

		TEST CONDITIONS	ADS8380IB			ADS8380I			UNIT
	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	MIN	TYP	MAX	UNIT
ANALO	G INPUT								
	Full-scale input voltage ⁽¹⁾	+IN – (–IN)	0		V _{ref}	0		V _{ref}	V
		+IN	-0.2		V _{ref} + 0.2	-0.2		V _{ref} + 0.2	V
	Absolute input voltage	-IN	-0.2		0.2	-0.2		0.2	v
	Sampling capacitance (measured from ±IN to AGND)			40			40		pF
	Input leakage current			1			1		nA
SYSTE	I PERFORMANCE	· ·							
	Resolution			18			18		Bits
	No missing codes		18			17			Bits
INL	Integral linearity ⁽²⁾⁽³⁾⁽⁴⁾	Quiet zones observed	-4	±2	4	-6		6	LSB (18 bit)
		Quiet zones not observed		±2.75					
DNL	Differential linearity ⁽³⁾	Quiet zones observed	-1	±0.75	1.5	-2		2.5	LSB (18 bit)
DNL		Quiet zones not observed		±1.5					
Eo	Offset error (3)		-0.75	±0.4	0.75	-1.5		1.5	mV
E _G	Gain error ⁽³⁾⁽⁵⁾		-0.075		0.075	-0.1		0.1	%FS
		At DC		80			80		
CMRR	Common-mode rejection ratio	$[+IN - (-IN)] = V_{ref}/2$ with 50 mV _{p-p} common mode signal at 1 MHz		55			55		dB
	Noise	At 0 V analog input		40			40		μV RMS
PSRR	DC Power supply rejec- tion ratio	At full scale analog input		55			55		dB
SAMPL	ING DYNAMICS	· ·			ŀ				
	Conversion time				1.16			1.16	μs
	Acquisition time		0.50		1000	0.50		1000	μs
	Throughput rate				600			600	kHz
	Aperture delay			10			10		ns
	Aperture jitter			12			12		ps RMS
	Step response	(6)		400			400		ns
	Overvoltage recovery			400			400		ns

(1) Ideal input span; does not include gain or offset error.

(2) LSB means least significant bit.

(3) Measured using analog input circuit in Figure 51 and digital stimulus in Figure 56 and Figure 57 and reference voltage of 4.096 V.


(4) This is endpoint INL, not best fit.

(5) Measured using external reference source so does not include internal reference voltage error or drift.

(6) Defined as sampling time necessary to settle an initial error of Vref on the sampling capacitor to a final error of 1 LSB at 18-bit level. Measured using the input circuit in Figure 51.

ADS8380

SLAS387A-NOVEMBER 2004-REVISED DECEMBER 2004



(7) Measured using analog input circuit in Figure 51 and digital stimulus in Figure 56 and Figure 57 and reference voltage of 4.096 V.

(8) Calculated on the first nine harmonics of the input frequency.

(9) Can vary +/-30%.

(10) This includes only +VA current. With +VBD = 5 V, +VBD current is typically 1 mA with a 10-pF load capacitance on the digital output pins.



TIMING REQUIREMENTS⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾⁽⁵⁾⁽⁶⁾

	DADAMETED	ADS838	0I/ADS838		REF	
	PARAMETER	MIN	TYP	MAX	UNIT	FIGURE
t _{conv}	Conversion time	1000		1160	ns	41 – 44
t _{acq1}	Acquisition time in normal mode	0.5		1000	μs	41,42,44
t _{acq2}	Acquisition time in nap mode ($t_{acq2} = t_{acq1} + t_{d18}$)	0.8		1000	μs	43
	ERSION AND SAMPLING					
t _{quiet1}	Quite sampling time (last toggle of interface signals to convert start command) $^{\rm (6)}$	30			ns	40 – 43, 45 – 47
t _{quiet2}	Quite sampling time (convert start command to first toggle of interface signals) ⁽⁶⁾	10			ns	40 – 43, 45 – 47
t _{quiet3}	Quite conversion time (last toggle of interface signals to fall of $\rm BUSY)^{(6)}$	600			ns	40 – 43, 45,47
t _{su1}	Setup time, CONVST before BUSY fall	15			ns	41
t _{su2}	Setup time, \overline{CS} before BUSY fall (only for conversion/sampling control)	20			ns	40,41
t _{su4}	Setup time, CONVST before CS rise (so CONVST can be recognized)	5			ns	41,43,44
t _{h1}	Hold time, CS after BUSY fall (only for conversion/sampling control)	0			ns	41
t _{h3}	Hold time, CONVST after CS rise	7			ns	43
t _{h4}	Hold time, CONVST after CS fall (to ensure width of CONVST_QUAL) ⁽⁴⁾	20			ns	42
t _{w1}	CONVST pulse duration	20			ns	43
t _{w2}	CS pulse duration	10			ns	41,42
t _{w5}	Pulse duration, time between conversion start command and conversion abort command to successfully abort the ongoing conversion			1000	ns	44
DATA	READ OPERATION					
t _{cyc}	SCLK period	25			ns	45 – 47
	SCLK duty cycle	40%		60%		
t _{su5}	Setup time, \overline{CS} fall before first SCLK fall	10			ns	45
t _{su6}	Setup time, \overline{CS} fall before FS rise	7			ns	46,47
t _{su7}	Setup time, FS fall before first SCLK fall	7			ns	46,47
t _{h5}	Hold time, CS fall after SCLK fall	3			ns	45
t _{h6}	Hold time, FS fall after SCLK fall	7			ns	46,47
t _{su2}	Setup time, \overline{CS} fall before BUSY fall (only for read control)	20			ns	40,45
t _{su3}	Setup time, FS fall before BUSY fall (only for read control)	20			ns	40,47
t _{h2}	Hold time, CS fall after BUSY fall (only for read control)	15			ns	40,45
t _{h8}	Hold time, FS fall after BUSY fall (only for read control)	15			ns	40,47
t _{w2}	CS pulse duration	10			ns	45
t _{w3}	FS pulse duration	10			ns	46,47
MISCE	LLANEOUS			L. L. L.		
t _{w4}	PD pulse duration for reset and power down	60			ns	53,54
	All unspecified pulse durations	10			ns	

All input signals are specified with $t_r = t_f = 5$ ns (10% to 90% of V_{DD}) and timed from a voltage level of (V_{IL} + V_{IH})/2. All specifications typical at -40°C to 85°C, +VA = +4.75 V to +5.25 V, +VBD = +2.7 V to +5.25 V. All digital output signals loaded with 10-pF capacitors. CONVST_QUAL is CONVST latched by a low value on CS (see Figure 39). Reference figure indicated is only a representative of where the timing is applicable and is not exhaustive. Quiet time zones are for meeting performance and not functionality. (1)

(2) (3) (4) (5) (6)




TIMING CHARACTERISTICS⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾

		ADS8	380I/AD		REF		
		MIN	TYP	MAX	UNIT	FIGURE	
CON	VERSION AND SAM	MPLING					
t _{d1}	Delay time, convers	ion start command to conversion start (aperture delay)			10	ns	41,43
t _{d2}	Delay time, convers	ion end to BUSY fall			5	ns	41 – 43
t _{d4}	Delay time, convers	ion start command to BUSY rise			20	ns	41
t _{d3}	Delay time, CONVS	T rise to sample start			5	ns	43
t _{d5}	Delay time, CS fall t	to sample start			10	ns	43
t _{d6}	Delay time, convers	ion abort command to BUSY fall			10	ns	44
DAT	A READ OPERATIO	N					
t _{d12}	Delay time, CS fall t	to MSB valid	3		15	ns	45
t _{d15}	Delay time, FS rise	to MSB valid	6		18	ns	46,47
t _{d7}	Delay time, BUSY fa	all to MSB valid (if FS is high when BUSY falls)			18	ns	47
t _{d13}	d13 Delay time, SCLK rise to bit valid		2		10	ns	45– 47
t _{d14}	Delay time, CS rise			6	ns	45	
MIS	CELLANEOUS						
t _{d10}	Delay time, PD rise	to SDO 3-state			55	ns	53,54
		Nap mode			300	ns	55
t _{d18}	Delay time, total device resume	Full power down (external reference used with or without $1-\mu F 0.1-\mu F$ capacitor on REFOUT)		(t _{d11} + 2x conversions		54
time		Full power down (internal reference used with or without $1-\mu F 0.1-\mu F$ capacitor on REFOUT)			25 ⁽⁴⁾	ms	53
t _{d11}	Delay time, untrimm	ned circuit full power-down resume time			1	ms	53,54
Delay time, device		vice Nap		200		ns	55
t _{d16}	power-down time	Full power down (internal/external reference used)		10		μs	53,54
t _{d17}		internal reference settling (either by turning on supply or power-down mode), with $1-\mu F 0.1-\mu F$ capacitor on REFOUT			4	ms	53

(1) All input signals are specified with $t_r = t_f = 5$ ns (10% to 90% of V_{DD}) and timed from a voltage level of (V_{IL} + V_{IH})/2. (2) All specifications typical at -40°C to 85°C, +VA = +4.75 V to +5.25 V, +VBD = +2.7 V to +5.25 V. (3) All digital output signals loaded with 10-pF capacitors. (4) Including t_{d11} , two conversions (time to cycle CONVST twice), and t_{d17} .







TERMINAL FUNCTIONS

PIN		1/0	DECODIDITION					
NAME	NO.	I/O	DESCRIPTION					
AGND	2, 4, 5, 15, 18, 19	-	Analog ground pins. AGND must be shorted to analog ground plane below the device.					
BDGND	21	-	Digital ground for all digital inputs and outputs. BDGND must be shorted to the analog ground plane below the device.					
BUSY	22	0	Status output. This pin is high when conversion is in progress.					
CONVST	25	Ι	Convert start. This signal is qualified with \overline{CS} internally.					
CS	26	Ι	Chip select					
FS	27	Ι	Frame sync. This signal is qualified with \overline{CS} internally.					
+IN	11	I	Noninverting analog input channel					
–IN	12	I	Inverting analog input channel					
NC	10, 13	-	No connection					
PD	28	Ι	Power down. Device resets and powers down when this signal is high.					
REFIN	8	I	Reference (positive) input. REFIN must be decoupled with REFM pin using $0.1-\mu$ F bypass capacitor and $1-\mu$ F storage capacitor.					
REFM	7	Ι	Reference ground. To be connected to analog ground plane.					
REFOUT	9	0	Internal reference output. Shorted to REFIN pin only when internal reference is used.					
SB/2C	1	I	Straight binary or 2's complement output data format. When low the device output is straight binary format; when high the device output is 2's complement format. See Table 1.					
SCLK	24	I	Serial clock. Data is shifted onto SDO with the rising edge of this clock. This signal is qualified with \overline{CS} internally.					
SDO	23	0	Serial data out. All bits except MSB are shifted out at the rising edge of SCLK.					
+VA	3, 6, 14, 16, 17	-	Analog power supplies					
+VBD	20	-	Digital power supply for all digital inputs and outputs.					




TYPICAL CHARACTERISTICS





TYPICAL CHARACTERISTICS (continued)








Figure 12.




TYPICAL CHARACTERISTICS (continued)





Straight Binary Code in Decimal Figure 16.



SH 6000

TYPICAL CHARACTERISTICS (continued)




Figure 18.








Figure 20.





OFFSET ERROR vs REFERENCE VOLTAGE





Figure 21.


OFFSET ERROR vs SUPPLY VOLTAGE



TEXAS INSTRUMENTS www.ti.com

SLAS387A-NOVEMBER 2004-REVISED DECEMBER 2004

TYPICAL CHARACTERISTICS (continued)






Figure 25.

DIFFERENTIAL NONLINEARITY vs REFERENCE VOLTAGE




Figure 27.









Figure 29.

TYPICAL CHARACTERISTICS (continued)




TYPICAL CHARACTERISTICS (continued)





A. EOC = End of conversion, SOC = Start of conversion, $\overline{\text{CONVST}_\text{QUAL}}$ is $\overline{\text{CONVST}}$ latched by $\overline{\text{CS}}$ = 0, see Figure 39.

Figure 38. Device States and Ideal Transitions






TIMING DIAGRAMS

In the following descriptions, the signal $\overline{\text{CONVST}_\text{QUAL}}$ represents $\overline{\text{CONVST}}$ latched by a low value on $\overline{\text{CS}}$ (see Figure 39).

To avoid performance degradation, there are three quiet zones to be observed (t_{quiet1} and t_{quiet2} are zones before and after the falling edge of \overline{CONVST}_QUAL while t_{quiet3} is a time zone before the falling edge of BUSY) where there should be no I/O activities. Interface control signals, including the serial clock should remain steady. Typical degradation in performance if these quiet zones are not observed is depicted in the specifications section.

To avoid data loss a read operation should not start around the BUSY falling edge. This is constrained by t_{su2} , t_{su3} , t_{h2} , and t_{h8} .



No Read Zone (CS Initiated)

Figure 40. Quiet Zones and No-Read Zones

CONVERSION AND SAMPLING


1. Convert start command:

The device enters the conversion phase from the sampling phase when a falling edge is detected on CONVST_QUAL. This is shown in Figure 41, Figure 42, and Figure 43.

2. Sample (acquisition) start command:

The device starts sampling from the wait state or at the end of a conversion if CONVST_QUAL is detected as high and CS as low. This is shown in Figure 41, Figure 42, and Figure 43.


Maintaining this condition when the device has just finished a conversion (as shown in Figure 41) takes the device immediately into the sampling phase after the conversion phase (back-to-back conversion) and hence achieves maximum throughput. Otherwise, the device enters the wait state.






3. Wait/Nap entry stimulus:

The device enters the wait phase at the end of the conversion if the sample start command is not given. This is shown in Figure 42.





If lower power dissipation is desired and throughput can be compromised, a nap state can be inserted in between cycles (as shown in Figure 43). The device enters a low power (3 mA) state called nap if the end of the conversion happens when \overline{CONVST}_{QUAL} is low. The cost for using this special wait state is a longer sampling time (t_{aca2}) plus the nap time.




Figure 43. Convert and Sample with Nap

4. Conversion abort command

An ongoing conversion can be aborted by using the conversion abort command. This is done by forcing another start of conversion (a valid CONVST_QUAL falling edge) onto an ongoing conversion as shown in Figure 44. The device enters the wait state after an aborted conversion. If the previous conversion was successfully aborted, the device output reads 0x3FC00 on SDO.





Figure 44. Conversion Abort

DATA READ OPERATION

Data read control is independent of conversion control. Data can be read either during conversion or during sampling. Data that is read during a conversion involves latency of one sample. The start of a new data frame around the fall of BUSY is constrained by t_{su2} , t_{su3} , t_{h2} , and t_{h8} .

1. SPI Interface:

A data read operation in SPI interface mode is shown in Figure 45. FS must be tied high for operating in this mode. The MSB of the output data is available at the falling edge of \overline{CS} . MSB – 1 is shifted out at the first rising edge after the first falling edge of SCLK after \overline{CS} falling edge. Subsequent bits are shifted at the subsequent rising edges of SCLK. If another data frame is attempted (by pulling \overline{CS} high and subsequently low) during an active data frame, then the ongoing frame is aborted and a new frame is started.





If another data frame is attempted (by pulling \overline{CS} high and then low) during an active data frame, then the ongoing frame is aborted and a new frame is started.

2. Serial interface using FS:

A data read operation in this mode is shown in Figure 46 and Figure 47. The MSB of the output data is available at the rising edge of FS. MSB – 1 is shifted out at the first rising edge after the first falling edge of SCLK after the FS falling edge. Subsequent bits are shifted at the subsequent rising edges of SCLK.




Figure 46. Read Frame Controlled via FS (FS is Low When BUSY Falls)

If FS is high when BUSY falls, the SDO is updated again with the new MSB when BUSY falls. This is shown in Figure 47.






Figure 47. Read Frame Controlled via FS (FS is High When BUSY Falls)

If another data frame is attempted by pulling up FS during an active data frame, then the ongoing frame is aborted and a new frame is started.

PRINCIPLES OF OPERATION

The ADS8380 is a high-speed successive approximation register (SAR) analog-to-digital converter (ADC). The architecture is based on charge redistribution, which inherently includes a sample/hold function.

The device includes a built-in conversion clock, internal reference, and 40-MHz SPI compatible serial interface. The maximum conversion time is $1.16 \,\mu s$ which is capable of sustaining a 600-kHz throughput.

The analog input is provided to the two input pins: +IN and –IN. When a conversion is initiated, the differential input on these pins is sampled on the internal capacitor array. While a conversion is in progress, both inputs are disconnected from any internal function.

REFERENCE

The ADS8380 has a built-in 4.096-V (nominal value) reference but can operate with an external reference also. When the internal reference is used, pin 9 (REFOUT) should be shorted to pin 8 (REFIN) and a 0.1- μ F decoupling capacitor and a 1- μ F storage capacitor must be connected between pin 8 (REFIN) and pin 7 (REFM) (see Figure 48). The internal reference of the converter is buffered.

PRINCIPLES OF OPERATION (continued)




Figure 48. ADS8380 Using Internal Reference

The REFIN pin is also internally buffered. This eliminates the need to put a high bandwidth buffer on the board to drive the ADC reference and saves system area and power. When an external reference is used, the reference must be of low noise, which may be achieved by the addition of bypass capacitors from the REFIN pin to the REFM pin. See Figure 49 for operation of the ADS8380 with an external reference. REFM must be connected to the analog ground plane.




Figure 49. ADS8380 Using External Reference




Figure 50. Simplified Analog Input

ANALOG INPUT

When the converter enters hold mode, the voltage difference between the +IN and –IN inputs is captured on the internal capacitor array. The +IN input has a range of –0.2 V to (+ V_{REF} + 0.2 V), whereas the –IN input has a range of –0.2 V to +0.2 V. The input span (+IN – (–IN)) is limited from 0 V to V_{REF} .



PRINCIPLES OF OPERATION (continued)

The input current on the analog inputs depends upon throughput and the frequency content of the analog input signals. Essentially, the current into the ADS8380 charges the internal capacitor array during the sampling (acquisition) time. After this capacitance has been fully charged, there is no further input current. The source of the analog input voltage must be able to charge the device sampling capacitance (40 pF each from +IN/–IN to AGND) to an 18-bit settling level within the sampling (acquisition) time of the device. When the converter goes into hold mode, the input resistance is greater than 1 G Ω .

Care must be taken regarding the absolute analog input voltage. To maintain the linearity of the converter, the +IN, -IN inputs and the span (+IN - (-IN)) should be within the limits specified. Outside of these ranges, the converter's linearity may not meet specifications.

Care should be taken to ensure that the output impedance of the sources driving +IN and -IN inputs are matched. If this is not observed, the two inputs can have different settling times. This can result in offset error, gain error, and linearity error which vary with temperature and input voltage.

A typical input circuit using TI's THS4031 is shown in Figure 52. In the figure, input from a bipolar source is converted to a unipolar signal for the ADS8380. In the case where the source signal is in range for the ADS8380, the circuit in Figure 51 may be used. Most of the specified performance figure were measured using the circuit in Figure 51.




Figure 51. Unipolar Input Drive Configuration




Figure 52. Bipolar Input Drive Configuration

DIGITAL INTERFACE

TIMING AND CONTROL

Conversion and sampling are controlled by the CONVST and CS pins. See the timing diagrams for detailed information on timing signals and their requirements. The ADS8380 uses an internally generated clock to control the conversion rate and in turn the throughput of the converter. SCLK is used for reading converted data only. A clean and low jitter conversion start command is important for the performance of the converter. There is a minimal quiet zone requirement around the conversion start command as mentioned in the timing requirements table.

DIGITAL INTERFACE (continued)

READING DATA

The ADS8380 offers a high speed serial interface that is compatible with the SPI protocol. The device outputs data in either 2's complement format or straight binary format depending on the state of the SB/2C pin. Refer to Table 1 for the ideal output codes.

DESCRIPTION	ANALOG VALUE +IN – (–IN)	DIGITAL OUTPUT (HEXADECIMAL)		
Full-scale range	(+V _{REF})	$\overline{SB}/2C$ Pin = 0	$\overline{SB}/2c$ Pin = 1	
Least significant bit (LSB)	(+V _{REF})/2 ¹⁸			
Full scale	V _{REF} – 1 LSB	3FFFF	1FFFF	
Mid scale	(+V _{REF})/2	20000	00000	
Mid scale – 1 LSB	(+V _{REF})/2 – 1 LSB	1FFFF	3FFFF	
0	0	00000	20000	

Table 1. Input Voltages and Ideal Output Codes

To avoid performance degradation due to the toggling of device buffers, read operation must not be performed in the specified quiet zones (t_{quiet1} , t_{quiet2} , and t_{quiet3}). Internal to the device, the previously converted data is updated with the new data near the fall of BUSY. Hence, the fall of \overline{CS} and the fall of FS around the fall of BUSY is constrained. This is specified by t_{su2} , t_{su3} , t_{h2} , and t_{h8} in the timing requirements table.

POWER SAVING

The converter provides two power saving modes, full power down and nap. Refer to Table 2 for information on activation/deactivation and resumption time for both modes.

TYPE OF POWER DOWN	SDO	POWER CONSUMPTION	ACTIVATED BY	ACTIVATION TIME (t _{d16})	RESUME POWER BY
Normal operation	Not 3 stated	22 mA	NA	NA	NA
Full power down (Int Ref, 1-µF capacitor on REFOUT pin)	3 Stated (t _{d10} timing)	2 μΑ	PD = 1	10 µs	PD = 0
Full power down (Ext Ref, 1-µF capacitor on REFOUT pin)	3 Stated (t _{d10} timing)	2 μΑ	PD = 1	10 µs	PD = 0
Nap power down	Not 3 stated	3 mA	At EOC and CONVST_QUAL = 0	200 ns	Sample Start command

Table 2. Power Save

FULL POWER-DOWN MODE

Full power-down mode is activated by turning off the supply or by asserting PD to 1. See Figure 53 and Figure 54. The device can be resumed from full power down by either turning on the power supply or by de-asserting the PD pin. The first two conversions produce inaccurate results because during this period the device loads its trim values to ensure the specified accuracy.

If an internal reference is used (with a 1- μ F capacitor installed between the REFOUT and REFM pins), the total resume time (t_{d18}) is 25 ms. After the first two conversions, t_{d17} (4 ms) is required for the trimmed internal reference voltage to settle to the specified accuracy. Only then the converted results match the specified accuracy.




Figure 54. Device Full Power Down/Resume (External Reference Used)

NAP MODE

Nap mode is automatically inserted at the end of a conversion if $\overline{\text{CONVST}_\text{QUAL}}$ is held low at EOC. The device can be operated in nap mode at the end of every conversion for saving power at lower throughputs. Another way to use this mode is to convert multiple times and then enter nap mode. The minimum sampling time after a nap state is $t_{acq1} + t_{d18} = t_{acq2}$.




Figure 55. Device Nap Power Down/Resume

LAYOUT

For optimum performance, care should be taken with the physical layout of the ADS8380 circuitry.

Since the ADS8380 offers single-supply operation, it is often used in close proximity with digital logic, microcontrollers, microprocessors, and digital signal processors. The more the digital logic in the design and the higher the switching speed, the greater the need for better layout and isolation of the critical analog signals from these switching digital signals.

The basic SAR architecture is sensitive to glitches or sudden changes on the power supply, reference, ground connections and digital inputs that occur just prior to the end of sampling and just prior to the latching of the analog comparator. Such glitches might originate from switching power supplies, nearby digital logic, or high power devices. Noise during the end of sampling and the latter half of the conversion must be kept to a minimum (the former half of the conversion is not very sensitive since the device uses a proprietary error correction algorithm to correct for the transient errors made here).

The degree of error in the digital output depends on the reference voltage, layout, and the exact timing and degree of the external event.

On average, the ADS8380 draws very little current from an external reference as the reference voltage is internally buffered. If the reference voltage is external, it must be ensured that the reference source can drive the bypass capacitor without oscillation. A 0.1- μ F bypass capacitor is recommended from pin 8 directly to pin 7 (REFM).

The AGND and BDGND pins should be connected to a clean ground point. In all cases, this should be the *analog* ground. Avoid connections that are too close to the grounding point of a microcontroller or digital signal processor. If required, run a ground trace directly from the converter to the power supply entry point. The ideal layout consists of an analog ground plane dedicated to the converter and associated analog circuitry.

As with the AGND connections, +VA should be connected to a +5-V power-supply plane or trace that is separate from the connection for digital logic until they are connected at the power entry point. Power to the ADS8380 should be clean and well bypassed. A 0.1- μ F ceramic bypass capacitor should be placed as close to the device as possible. See Table 3 for the placement of these capacitors. In addition, a 1- μ F capacitor is recommended. In some situations, additional bypassing may be required, such as a 100- μ F electrolytic capacitor or even a *Pi* filter made up of inductors and capacitors—all designed to essentially low-pass filter the +5-V supply, removing the high frequency noise.



SUPPLY PINS	CONVERTER ANALOG SIDE	CONVERTER DIGITAL SIDE
Pair of pins requiring a shortest path to decoupling capacitors	(2,3); (5,6); (15,16); (17,18)	(20,21)
Pins requiring no decoupling	4, 14, 19	

Table 3. Power Supply Decoupling Capacitor Placement

When using the internal reference, ensure a shortest path from REFOUT (pin 9) to REFIN (pin 8) with the bypass capacitor directly between pins 8 and 7.

APPLICATION INFORMATION

EXAMPLE DIGITAL STIMULUS

The use of the ADS8380 is very straightforward. The following timing diagram shows one example of how to achieve a 600-KSPS throughput using a SPI compatible serial interface.




Figure 56. Example Stimulus in SPI Mode (FS =1), Back-To-Back Conversion that Achieves 600 KSPS

APPLICATION INFORMATION (continued)

It is also possible to use the frame sync signal, FS. The following timing diagram shows how to achieve a 600-KSPS throughput using a modified serial interface with FS active.




Figure 57. Example Stimulus in Serial Interface With FS Active, Back-To-Back Conversion that Achieves 600 KSPS

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated