

1 pC Charge Injection, 100 pA Leakage CMOS ± 5 V/5 V/3 V 4-Channel Multiplexer

ADG604

FEATURES

1 pC Charge Injection (Over the Full Signal Range) ± 2.7 V to ± 5.5 V Dual Supply 2.7 V to 5.5 V Single Supply Temperature Range: -40° C to $+125^{\circ}$ C 100 pA Max @ 25°C Leakage Currents 85 Ω Typ On Resistance Rail-to-Rail Operation Fast Switching Times Typical Power Consumption (<0.1 μ W) TTL/CMOS Compatible Inputs 14-Lead TSSOP Package

APPLICATIONS

Automatic Test Equipment
Data Acquisition Systems
Battery-Powered Instruments
Communication Systems
Sample and Hold Systems
Remote-Powered Equipment
Audio and Video Signal Routing
Relay Replacement
Avionics


GENERAL DESCRIPTION

The ADG604 is a CMOS analog multiplexer, comprising four single channels. It operates from a dual supply of ± 2.7 V to ± 5.5 V, or from a single supply of 2.7 V to 5.5 V.

The ADG604 switches one of four inputs to a common output, D, as determined by the 3-bit binary address lines, A0, A1, and EN. A Logic "0" on the EN pin disables the device.

The ADG604 offers ultralow charge injection of ± 1.5 pC over the entire signal range and leakage currents of 10 pA typical at 25°C. It offers on resistance of 85 Ω typ, which is matched to within 2 Ω between channels. The ADG604 also has low power dissipation yet gives high switching speeds. The ADG604 is available in a 14-lead TSSOP package.

FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

- 1. Ultralow Charge Injection (Q $_{\rm INJ}\!\!:\pm1.5$ pC Typ over the Full Signal Range)
- 2. Leakage Current <0.5 nA max @ 85°C
- 3. Dual ± 2.7 V to ± 5.5 V or Single 2.7 V to 5.5 V Supply
- 4. Fully Specified to 125°C
- 5. Small 14-Lead TSSOP Package

ADG604-SPECIFICATIONS

 $\textbf{DUAL SUPPLY}^{1} \quad (\textbf{V}_{DD} = +5 \ \textbf{V} \ \pm \ 10\%, \ \textbf{V}_{SS} = -5 \ \textbf{V} \ \pm \ 10\%, \ \textbf{GND} = 0 \ \textbf{V}. \ \textbf{All specifications} \ -40^{\circ} \textbf{C} \ to \ +125^{\circ} \textbf{C} \ unless \ otherwise \ noted.)$

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			V_{SS} to V_{DD}	V	
					$V_{DD} = +4.5 \text{ V}, V_{SS} = -4.5 \text{ V}$
On Resistance (R _{ON})	85	140	160	ΩTyp	$V_S = \pm 3 \text{ V}, I_S = -1 \text{ mA},$
On Resistance Match Between	115	140	160	Ω Max	Test Circuit 1
Channels (ΔR_{ON})	2			ΩТур	$V_S = \pm 3 \text{ V}, I_S = -1 \text{ mA}$
	4	5.5	6.5	Ω Max	.3 _ 5 . 7 _3 _ 5 - 5 _ 5
On-Resistance Flatness (R _{FLAT(ON)})	25			ΩТур	$V_{S} = \pm 3 \text{ V}, I_{S} = -1 \text{ mA}$
	40	55	60	Ω Max	
LEAKAGE CURRENTS					$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
Source OFF Leakage I _S (OFF)	±0.01			nA Typ	$V_{S} = \pm 4.5 \text{ V}, V_{D} = \mp 4.5 \text{ V},$
	±0.1	± 0.25	± 4	nA Max	Test Circuit 2
Drain OFF Leakage I _D (OFF)	±0.01	10.5	1.0	nA Typ	$V_S = \pm 4.5 \text{ V}, V_D = \pm 4.5 \text{ V},$
Channel ON Leakage I _D , I _S (ON)	±0.1 ±0.01	±0.5	±8	nA Max nA Typ	Test Circuit 2 $V_S = V_D = \pm 4.5 \text{ V}$, Test Circuit 3
Chamiel On Leakage ID, IS (ON)	± 0.01 ± 0.1	±0.5	±10	nA Max	v _S - v _D - ±4.5 v, 1est Cheuit 5
DICITAL INDUTE				1111111111	
DIGITAL INPUTS Input High Voltage, V _{INH}			2.4	V Min	
Input Inglit Voltage, V_{INL} Input Low Voltage, V_{INL}			0.8	V Max	
Input Current			0.0	VIVIUM	
I _{INL} or I _{INH}	0.005			μА Тур	$V_{IN} = V_{INL}$ or V_{INH}
			± 0.1	μA Max	
C _{IN} , Digital Input Capacitance	2			pF Typ	
DYNAMIC CHARACTERISTICS					
Transition Time	70			ns Typ	$V_{S1} = +3 \text{ V}, V_{S4} = -3 \text{ V}, R_L = 300 \Omega,$
	100	120	150	ns Max	$C_L = 35 \text{ pF}$, Test Circuit 4
t _{ON} Enable	80	120	150	ns Typ	$R_L = 300 \Omega$, $C_L = 35 pF$
t _{OFF} Enable	105 30	130	150	ns Max ns Typ	$V_S = 3 \text{ V}$, Test Circuit 6 $R_L = 300 \Omega$, $C_L = 35 \text{ pF}$
torr Enable	45	55	65	ns Max	$V_S = 3 \text{ V, Test Circuit } 6$
Break-Before-Make Time Delay, t _{BBM}	20	33		ns Typ	$R_L = 300 \Omega$, $C_L = 35 pF$,
·			10	ns Min	$V_{S1} = V_{S2} = 3 \text{ V}$, Test Circuit 5
Charge Injection	-1			рС Тур	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{nF}, \text{Test Circuit 7}$
Off Isolation	-75			dB Typ	$R_L = 50 \Omega, C_L = 5 pF, f = 10 MHz,$
Channel to Channel Cassatelle	70			4D T	Test Circuit 8
Channel-to-Channel Crosstalk	-70			dB Typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$, Test Circuit 10
Bandwidth –3 dB	280			MHz Typ	$R_L = 50 \Omega$, $C_L = 5 pF$, Test Circuit 9
C _S (OFF)	5			pF Typ	f = 1 MHz
C_D (OFF)	17			pF Typ	f = 1 MHz
$C_D, C_S(ON)$	18			pF Typ	f = 1 MHz
POWER REQUIREMENTS					$V_{\rm DD}$ = +5.5 V, $V_{\rm SS}$ = -5.5 V
$ m I_{DD}$	0.001			μА Тур	Digital Inputs = 0 V or 5.5 V
-	0.001		1.0	μA Max	
Iss	0.001		1.0	μΑ Тур	Digital Inputs = 0 V or 5.5 V
			1.0	μA Max	

NOTES

Specifications subject to change without notice.

-2- REV. A

¹Y Version Temperature Range: -40°C to +125°C.

 $\textbf{SINGLE SUPPLY}^{1} \ \, (\textit{V}_{DD} = 5 \ \textit{V} \ \pm \ 10\%, \, \textit{V}_{SS} = 0 \ \textit{V}, \, \textit{GND} = 0 \ \textit{V}. \, \, \textit{All specifications} \ -40^{\circ}\textrm{C} \ to \ +125^{\circ}\textrm{C} \ unless \ otherwise \ noted.)$

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$0~\mathrm{V}$ to V_{DD}	V	
					$V_{DD} = 4.5 \text{ V}, V_{SS} = 0 \text{ V}$
On Resistance (R _{ON})	210			ΩTyp	$V_S = 3.5 \text{ V}, I_S = -1 \text{ mA},$
	290	350	380	Ω Max	Test Circuit 1
On Resistance Match Between					
Channels (ΔR_{ON})	3			ΩTyp	$V_S = 3.5 \text{ V}, I_S = -1 \text{ mA}$
		12	13	Ω Max	
LEAKAGE CURRENTS					V _{DD} = 5.5 V
Source OFF Leakage I _S (OFF)	±0.01			nA Typ	$V_S = 1 \text{ V}/4.5 \text{ V}, V_D = 4.5 \text{ V}/1 \text{ V},$
	±0.1	±0.25	± 4	nA Max	Test Circuit 2
Drain OFF Leakage I _D (OFF)	±0.01	_03		nA Typ	$V_S = 1 \text{ V}/4.5 \text{ V}, V_D = 4.5 \text{ V}/1 \text{ V},$
	±0.1	±0.5	±8	nA Max	Test Circuit 2
Channel ON Leakage ID, IS (ON)	±0.01		-	nA Typ	$V_S = V_D = 4.5 \text{ V/1 V},$
	±0.1	±0.5	10	nA Max	Test Circuit 3
DIGITAL INPUTS					
Input High Voltage, V _{INH}			2.4	V Min	
Input Low Voltage, V _{INI}			0.8	V Max	
Input Cow Voltage, V _{INL} Input Current			0.6	VIVIAX	
I _{INL} or I _{INH}	0.005			μА Тур	$V_{IN} = V_{INL}$ or V_{INH}
IINL OF IINH	0.003		±0.1	μΑ Typ μΑ Max	VIN - VINL OI VINH
C _{IN} , Digital Input Capacitance	2		±0.1	pF Typ	
	-			pr 1jp	
DYNAMIC CHARACTERISTICS	00			T	V - 2 V V - 0 V P - 200 O
Transition Time	90	105	210	ns Typ	$V_{S1} = 3 \text{ V}, V_{S4} = 0 \text{ V}, R_L = 300 \Omega,$
t Enghla	150 105	185	210	ns Max	$C_L = 35 \text{ pF}, \text{ Test Circuit 4}$
t _{ON} Enable	150	190	220	ns Typ ns Max	$R_L = 300 \Omega$, $C_L = 35 pF$ $V_S = 3 V$, Test Circuit 6
t _{OFF} Enable	45	190	220	ns Typ	$R_L = 300 \Omega$, $C_L = 35 pF$
toff Enable	70	80	90	ns Typ	$V_S = 3 \text{ V}$, Test Circuit 6
Break-Before-Make Time Delay, t _{BBM}	30	80	90	ns Typ	$R_L = 300 \Omega$, $C_L = 35 pF$,
break-before-Make Time Delay, t _{BBM}	30		10	ns Typ	$V_{S1} = V_{S2} = 3 \text{ V}, \text{ Test Circuit 5}$
Charge Injection	0.3		10	pC Typ	$V_{S1} - V_{S2} = 3 \text{ V}$, Test Circuit 3 $V_{S} = 0 \text{ V}$, $R_{S} = 0 \Omega$, $C_{L} = 1 \text{ nF}$,
Charge injection	0.5			рстур	Test Circuit 7
Off Isolation	-65			dB Typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$,
On isolation	-05			ав тур	Test Circuit 8
Channel-to-Channel Crosstalk	-70			dB Typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$,
Chamici-to-Chamici Crosstaik	-10			ав тур	Test Circuit 10
Bandwidth –3 dB	250			MHz Typ	$R_L = 50 \Omega$, $C_L = 5 pF$, Test Circuit 9
C _S (OFF)	5			pF Typ	f = 1 MHz
C _D (OFF)	17			pF Typ	f = 1 MHz
$C_D, C_S(ON)$	18			pF Typ	f = 1 MHz
POWER REQUIREMENTS				I JF	V _{DD} = 5.5 V
-					Digital Inputs = 0 V or 5.5 V
I_{DD}	0.001			μА Тур	_
			1.0	μΑ Max	

NOTES

¹Y Version Temperature Range: -40°C to +125°C.

Specifications subject to change without notice.

REV. A -3-

ADG604-SPECIFICATIONS

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V_{DD}	V	
On Resistance (R _{ON})	380	420	460	ΩТур	$V_{\rm DD} = 2.7 \text{ V}, V_{\rm SS} = 0 \text{ V}$ $V_{\rm S} = 1.5 \text{ V}, I_{\rm S} = -1 \text{ mA},$ Test Circuit 1
On Resistance Match Between Channels (ΔR_{ON})			5	ΩТур	$V_S = 1.5 \text{ V}, I_S = -1 \text{ mA}$
LEAKAGE CURRENTS					$V_{\rm DD} = 3.3 \text{ V}$
Source OFF Leakage I _S (OFF)	±0.01			nA Typ	$V_S = 1 \text{ V/3 V}, V_D = 3 \text{ V/1 V},$
	±0.1	± 0.25	± 4	nA Max	Test Circuit 2
Drain OFF Leakage I _D (OFF)	±0.01			nA Typ	$V_S = 1 \text{ V/3 V}, V_D = 3 \text{ V/1 V},$
	±0.1	± 0.5	±8	nA Max	Test Circuit 2
Channel ON Leakage I _D , I _S (ON)	±0.01			nA Typ	$V_{\rm S} = V_{\rm D} = 1 \text{ V}/3 \text{ V},$
	±0.1	±0.5	±10	nA Max	Test Circuit 3
DIGITAL INPUTS					
Input High Voltage, V _{INH}			2.0	V Min	
Input Low Voltage, V _{INL}			0.8	V Max	
Input Current					
I _{INL} or I _{INH}	0.005			μА Тур	$V_{IN} = V_{INL}$ or V_{INH}
			± 0.1	μΑ Max	
C _{IN} , Digital Input Capacitance	2			pF Typ	
DYNAMIC CHARACTERISTICS					
Transition Time	170			ns Typ	$V_{S1} = 2 \text{ V}, V_{S4} = 0 \text{ V}, R_L = 300 \Omega,$
	320	390	450	ns Max	C _L = 35 pF, Test Circuit 4
t _{ON} Enable	180			ns Typ	$R_L = 300 \Omega, C_L = 35 pF$
	250	265	390	ns Max	$V_S = 2 V$, Test Circuit 6
t _{OFF} Enable	100			ns Typ	$R_L = 300 \Omega, C_L = 35 pF$
	160	205	225	ns Max	$V_S = 2 V$, Test Circuit 6
Break-Before-Make Time Delay, t_{BBM}	100			ns Typ	$R_L = 300 \Omega, C_L = 35 pF,$
			10	ns Min	$V_{S1} = V_{S2} = 2 \text{ V}$, Test Circuit 5
Charge Injection	0.3			pC Typ	$V_S = 0 \text{ V to } 3.3 \text{ V}, R_S = 0 \Omega, C_L = 1 \mu\text{F},$
0.007					Test Circuit 7
Off Isolation	-65			dB Typ	$R_L = 50 \Omega, C_L = 5 pF, f = 10 MHz,$
Channel-to-Channel Crosstalk	70			dB Typ	Test Circuit 8 $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$, Test Circuit 10
Bandwidth -3 dB	250			MHz Typ	$R_L = 50 \Omega$, $C_L = 5 pF$, Test Circuit 9
C _S (OFF)	5			pF Typ	f = 1 MHz
$C_{\rm D}$ (OFF)	17			pF Typ	f = 1 MHz
$C_D, C_S(ON)$	18			pF Typ	f = 1 MHz
POWER REQUIREMENTS					$V_{\rm DD} = 3.3 \text{ V}$
т	0.001			пу Т	Digital Inputs = 0 V or 3.3 V
$I_{ m DD}$	0.001		1.0	μΑ Тур	
			1.0	μA Max	

NOTES

Specifications subject to change without notice.

-4- REV. A

 $^{^1}Y$ Version Temperature Range: $-40^{\circ}C$ to $+125^{\circ}C.$

ABSOLUTE MAXIMUM RATINGS1

 $(T_A = 25^{\circ}C \text{ unless otherwise noted})$

$(1_A = 25^{\circ}C \text{ unless otherwise noted})$
V_{DD} to V_{SS}
V_{DD} to GND
V_{SS} to GND +0.3 V to -6.5 V
Analog Inputs ² V_{SS} –0.3 V to V_{DD} + 0.3 V
Digital Inputs ² -0.3 V to $V_{DD} + 0.3 \text{ V}$ or
30 mA, Whichever Occurs First
Peak Current, S or D
(Pulsed at 1 ms, 10% Duty Cycle Max)
Continuous Current, S or D
Operating Temperature Range
(Y Version)
Storage Temperature Range65°C to +150°C

Junction Temperature 1	50°C
TSSOP Package	
θ_{IA} Thermal Impedance	°C/W
$\theta_{\rm IC}$ Thermal Impedance	°C/W
Lead Temperature, Soldering (10 seconds) 3	600°C
IR Reflow, Peak Temperature	20°C

NOTES

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

²Overvoltages at EN, A0, A1, S, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

PIN CONFIGURATION




Table I. Truth Table

A1	A0	EN	ON Switch
X	X	0	None
0	0	1	1
0	1	1	2
1	0	1	3
1	1	1	4

CAUTION_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG604 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. A -5-


ADG604

TERMINOLOGY


	TERMINOLOGY
$\overline{V_{\mathrm{DD}}}$	Most Positive Power Supply Potential
V_{SS}	Most Negative Power Supply in a Dual Supply Application. In single supply applications, this should be tied to
	ground at the device.
GND	Ground (0 V) Reference
I_{DD}	Positive Supply Current
I_{SS}	Negative Supply Current
S	Source Terminal. May be an input or output.
D	Drain Terminal. May be an input or output.
R_{ON}	Ohmic Resistance between D and S
$\Delta R_{ m ON}$	On Resistance Match between any two channels, i.e., R_{ON} Max – R_{ON} Min
$R_{FLAT(ON)}$	Flatness is defined as the difference between the maximum and minimum value of On resistance as measured
	over the specified analog signal range.
I _S (OFF)	Source Leakage Current with the Switch "OFF"
I_D (OFF)	Drain Leakage Current with the Switch "OFF"
$I_D, I_S (ON)$	Channel Leakage Current with the Switch "ON"
V_D, V_S	Analog Voltage on Terminals D, S
V_{INL}	Maximum Input Voltage for Logic "0"
V_{INH}	Minimum Input Voltage for Logic "1"
I_{INL} (I_{INH})	Input Current of the Digital Input
C _s (OFF)	Channel Input Capacitance for "OFF" Condition
C_D (OFF)	Channel Output Capacitance for "OFF" Condition
$C_D, C_S (ON)$	"On" Switch Capacitance
C_{IN}	Digital Input Capacitance
t_{ON} (EN)	Delay time between the 50% and 90% points of the digital input and switch "ON" condition.
t _{OFF} (EN)	Delay time between the 50% and 90% points of the digital input and switch "OFF" condition.
t _{TRANSITION}	Delay time between the 50% and 90% points of the digital input and switch "ON" condition when switching
	from one address state to another.
$t_{ m BBM}$	"OFF" time or "ON" time measured between the 80% points of both switches, when switching from one address
Chana Inia atian	state to another.
Charge Injection	A measure of the glitch impulse transferred from the digital input to the analog output during switching.
Crosstalk	A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.
Off Isolation	A measure of unwanted signal coupling through an "On" switch.
Bandwidth	Frequency Response of the "On" Switch
Insertion Loss	Loss Due to the On Resistance of the Switch

REV. A -6-


Typical Performance Characteristics—ADG604




TPC 1. On Resistance vs. V_D (V_S), Dual Supply




TPC 2. On Resistance vs. V_D (V_S), Single Supply




TPC 3. On Resistance vs. V_D (V_S) for Different Temperatures, Dual Supply



TPC 4. On Resistance vs. V_D (V_S) for Different Temperatures, Single Supply




TPC 5. Leakage Currents vs. Temperature, Dual Supply




TPC 6. Leakage Currents vs. Temperature, Single Supply

REV. A -7-


ADG604




TPC 7. Charge Injection vs. Source Voltage




TPC 8. t_{ON}/t_{OFF} Times vs. Temperature



TPC 9. Off Isolation vs. Frequency




TPC 10. Crosstalk vs. Frequency




TPC 11. On Response vs. Frequency

-8- REV. A


Test Circuits




Test Circuit 1. On Resistance




Test Circuit 2. Off Leakage




Test Circuit 3. On Leakage



Test Circuit 4. Switching Time of Multiplexer, t_{TRANSITION}




Test Circuit 5. Break-Before-Make Delay, t_{BBM}



Test Circuit 6. Enable Delay, t_{ON} (EN), t_{OFF} (EN)

REV. A -9-

ADG604





Test Circuit 7. Charge Injection

NETWORK ANALYZER

R_L 50Ω

}R ≸50Ω





50Ω R_LO V_{OUT} φD

. INSERTION LOSS = 20 LOG $\frac{V_{OUT}}{V_{OUT}}$ WITH SWITCH

Test Circuit 9. Bandwidth

-10-REV. A Data Sheet ADG604

OUTLINE DIMENSIONS




Figure 1. 14-Lead Thin Shrink Small Outline Package [TSSOP] (RU-14) Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
ADG604YRUZ	-40°C to +125°C	14-Lead Thin Shrink Small Outline Package [TSSOP]	RU-14
ADG604YRUZ-REEL7	-40°C to +125°C	14-Lead Thin Shrink Small Outline Package [TSSOP]	RU-14

¹ Z = RoHS Compliant Part.

REVISION HISTORY

7/2018-Rev. 0 to Rev. A

2/2002—Revision 0: Initial Version

