

### Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <a href="http://www.nxp.com">http://www.nxp.com</a>, <a href="http://www.semiconductors.philips.com/">http://www.nxp.com</a>, <a href="http://www.nexperia.com">http://www.nexperia.com</a>, <a href="http://www.nexperia.com">http://www.nexperia.com</a>)

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

### INTEGRATED CIRCUITS

# DATA SHEET

**74ABT16273**16-bit D-type flip-flop

Product data Replaces data sheet 74ABT/H16273 of 1998 Feb 27





### 16-bit D-type flip-flop

### 74ABT16273

#### **FEATURES**

- 16-bit D-type edge triggered flip-flops
- Output capability: +64 mA/-32 mA
- TTL input and output switching levels
- Live insertion/extraction permitted
- Power-up reset
- Latch-up protection exceeds 500mA per JEDEC Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200 V per Machine Model

#### **DESCRIPTION**

The 74ABT16273 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

This part is a 16-bit edge triggered D-type flip-flop with non-inverting high drive outputs. This device can be used as two 8-bit flip-flops or one 16-bit flip-flop. When the clock (CP) goes High, the data on the D inputs is stored and the Q outputs display the stored data.

This device also features a master reset ( $\overline{MR}$ ) that resets all flip-flops to the Low state when  $\overline{MR}$  is set to the Low state.


### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS T <sub>amb</sub> = 25°C; GND = 0V	TYPICAL	UNIT
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay An to Bn or Bn to An	$C_L = 50pF;$ $V_{CC} = 5.0V$	2.5 2.0	ns
C <sub>IN</sub>	Input capacitance	$V_I = 0V \text{ or } V_{CC}$	4	pF
I <sub>CCH</sub>	Quiescent supply current	Outputs High; $V_{CC} = 5.5V$	200	μΑ
I <sub>CCL</sub>	Quiescent supply current	Outputs low; V <sub>CC</sub> = 5.5V	8	mA

#### ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	DWG NUMBER
48-Pin Plastic SSOP Type III	−40°C to +85°C	74ABT16273 DL	SOT370-1
48-Pin Plastic TSSOP Type II	-40°C to +85°C	74ABT16273 DGG	SOT362-1

### LOGIC SYMBOL




### **PIN DESCRIPTION**

PIN NUMBER	SYMBOL	NAME AND FUNCTION			
1, 24	1MR, 2MR	Master reset input (active-Low)			
2, 3, 5, 6, 8, 9, 11, 12,13, 14, 16, 17, 19, 20, 22, 23	1Q0-1Q7 2Q0-2Q7	Data outputs			
47, 46, 44, 43, 41, 40, 38, 37, 36, 35, 33, 32, 30, 29, 27, 26	1D0-1D7 2D0-2D7	Data inputs			
25, 48	1CP, 2CP	Clock pulse input (active rising edge)			
4, 10, 15, 21, 28, 34, 39, 45	GND	Ground (0V)			
7, 18, 31, 42	V <sub>CC</sub>	Positive supply voltage			

# 16-bit D-type flip-flop

### 74ABT16273

### LOGIC SYMBOL (IEEE/IEC)



### **FUNCTION TABLE**

	Inputs		Output	operating
nMR	nCP	nDX	nQ0-nQ7	mode
L	Х	Х	L	Reset (clear)
Н	1	h	Н	Load "1"
Н	1	I	L	Load "0"
Н	L	Х	$Q_0$	Retain state

H = High voltage level

h = high voltage level one set-up time prior to the Low-to-High clock transition

L = Low voltage level


I = Low voltage level one set-up time prior to the Low-to-High clock transition

X = Don't care

↑ = Low-to-High clock transition

Q<sub>0</sub> = Output as it was


### **PIN CONFIGURATION**



# 16-bit D-type flip-flop

74ABT16273

### **LOGIC DIAGRAM**



### **ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>**

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		−0.5 to −7.0	V
I <sub>IK</sub>	DC input diode current	V <sub>I</sub> < 0	-18	mA
VI	DC input voltage <sup>3</sup>		−1.2 to +7.0	V
lok	DC output diode current	V <sub>O</sub> < 0	-50	mA
V <sub>OUT</sub>	DC output voltage <sup>3</sup>	Output in Off or High state	-0.5 to +5.5	V
	DC output ourrent	Output in Low state	128	A
Гоит	DC output current	Output in High state	-64	mA
T <sub>stg</sub>	Storage temperature range		-65 to +150	°C

### NOTES:

- 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
- 3. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	LIM	ITS	UNIT
		MIN	MAX	
V <sub>CC</sub>	DC supply voltage	4.5	5.5	V
VI	Input voltage	0	V <sub>CC</sub>	V
V <sub>IH</sub>	High-level input voltage	2.0		V
V <sub>IL</sub>	Input voltage		0.8	V
I <sub>OH</sub>	High-level output current		-32	mA
I <sub>OL</sub>	Low-level output current		64	mA
Δt/Δν	Input transition rise or fall rate; Outputs enabled	0	10	ns/V
T <sub>amb</sub>	Operating free-air temperature range	-40	+85	°C

# 16-bit D-type flip-flop

74ABT16273

### DC ELECTRICAL CHARACTERISTICS

					LIMITS	3		UNIT
SYMBOL	PARAMETER	TEST CONDITIONS	Tem	p = +2	5°C	Temp = to +8		
			MIN	TYP	MAX	MIN	MAX	1
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = 4.5V; I <sub>IK</sub> = -18mA		0.9	-1.2		-1.2	V
		$V_{CC} = 4.5V$ ; $I_{OH} = -3mA$ ; $V_I = V_{IL}$ or $V_{IH}$	2.5	2.9		2.5		
V <sub>OH</sub>	High-level output voltage	$V_{CC} = 5.0V$ ; $I_{OH} = -3mA$ ; $V_I = V_{IL}$ or $V_{IH}$	3.0	3.4		3.0		V
	$V_{CC} = 4.5V$ ; $I_{OH} = -32mA$ ; $V_{IL}$ or $V_{IH}$	2.0	2.4		2.0			
V <sub>OL</sub>	Low-level output voltage	$V_{CC} = 4.5V$ ; $I_{OL} = 64mA$ ; $V_I = V_{IL}$ or $V_{IH}$		0.42	0.55		0.55	
V <sub>RST</sub>	Power-up output voltage <sup>3</sup>	$V_{CC}$ = 5.5V; $I_{O}$ = 1mA; $V_{I}$ = GND or $V_{CC}$		0.13	0.55		0.55	V
I <sub>I</sub>	Input leakage current	$V_{CC} = 5.5V$ ; $V_I = V_{CC}$ or GND		±0.1	±1		±1	μΑ
I <sub>OFF</sub>	Power-off leakage current	$V_{CC}$ = 0.0V; $V_{O}$ or $V_{I}$ < 4.5V		±5.0	±100		±100	μА
I <sub>O</sub>	output current <sup>1</sup>	$V_{CC} = 5.5V; V_{O} = 2.5V$	-50	-70	-180	-50	-180	mA
I <sub>CEX</sub>	Output High leakage current	$V_{CC} = 5.5V; V_{O} = 5.5V; V_{I} = GND \text{ or } V_{CC}$		5.0	50		50	μА
I <sub>CCH</sub>	Ouisseent supply surrent	$V_{CC} = 5.5V$ ; Outputs High, $V_I = GND$ or $V_{CC}$		0.2	1		1	A
I <sub>CCL</sub>	Quiescent supply current	$V_{CC}$ = 5.5V; Outputs Low, $V_{I}$ = GND or $V_{CC}$		8	19		19	mA
Δl <sub>CC</sub>	Additional supply current per input pin <sup>2</sup>	$V_{CC}$ = 5.5V; One input at 3.4V. Other inputs at $V_{CC}$ or GND		5	100		100	μΑ

### NOTES:

- 1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
- Not more than one dupor should be tested at a time, and the duration of the test should be tested at a time, and the duration of the test should be tested at a time, and the duration of the test should be tested at a time, and the duration of the test should be tested at a time, and the duration of the tested at a time, and the duration of the tested at a time, and the duration of the tested at a time, and the duration of the tested at a time, and the duration of the tested at a time, and the duration of the tested at a time, and the duration of the tested at a time, and the duration of the tested at a time, and the duration of the tested at a time, and the duration of the tested at a time, and the duration of the tested at a time, and the duration of the tested at a time, and the duration of the tested at a time, and the tes

### **AC CHARACTERISTICS**

 $GND = 0V; \, t_R = t_F = 2.5 ns; \, C_L = 50 pF; \, R_L = 500 \Omega; \,$ 

SYMBOL	PARAMETER	WAVEFORM	T <sub>2</sub>	<sub>amb</sub> = +25° CC = +5.0	C /	T <sub>amb</sub> = -4	UNIT	
			MIN	TYP	MAX	MIN	MAX	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay nCP to nQx	1	1.5 1.2	2.5 2.0	3.4 2.7	1.5 1.2	4.0 3.0	ns
t <sub>PHL</sub>	Propagation delay nMR to nQx	2	1.9	3.7	4.3	1.9	5.3	ns
f <sub>MAX</sub>	Maximum clock frequency	1	150	240		150		MHz

# 16-bit D-type flip-flop

74ABT16273


### **AC SETUP REQUIREMENTS**

 $\label{eq:gnd} \text{GND} = \text{0V}; \ t_{R} = t_{F} = \text{2.5ns}; \ C_{L} = \text{50pF}; \ R_{L} = \text{500}\Omega$ 


				MITS		
SYMBOL	PARAMETER	WAVEFORM	T <sub>amb</sub> = V <sub>CC</sub> =	+25°C +5.0V	$T_{amb} = -40 \text{ to } +85 ^{\circ}\text{C}$ $V_{CC} = +5.0 \text{V}  \pm 0.5 \text{V}$	UNIT
			MIN	TYP	MIN	
t <sub>S</sub> (H) t <sub>S</sub> (L)	Setup time, High or Low nDx to nCP	3	2.0 2.0	1.0 1.0	2.0 2.0	ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, High or Low nDx to nCP	3	0 0	-0.6 -0.6	0 0	ns
t <sub>W</sub> (H) t <sub>W</sub> (L)	Clock pulse width High or Low	1	3.3 3.3	1.2 1.0	3.3 3.3	ns
t <sub>W</sub> (L)	Master Reset pulse width, Low	2	3.3	1.1	3.3	ns
t <sub>REC</sub>	Recovery time nMR + nCP	2	2.0	0.0	2.0	ns

### **AC WAVEFORMS**


 $V_M = 1.5V$ ,  $V_{IN} = GND$  to 2.7V



Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency



Waveform 2. Master Reset Pulse Width, Master Reset to Output Delay and Master Reset to Clock Recovery Time




Waveform 3. Data Setup and Hold Times

# 16-bit D-type flip-flop

74ABT16273

### **TEST CIRCUIT AND WAVEFORM**



### **DEFINITIONS**

 $R_L$  = Load resistor; see AC CHARACTERISTICS for value.

 $C_L$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

FAMILY	INPUT PULSE REQUIREMENTS									
FAIVILI	Amplitude	Rep. Rate	t <sub>W</sub>	t <sub>R</sub>	t <sub>F</sub>					
74ABT16	3.0V	1MHz	500ns	2.5ns	2.5ns					


SH00059

# 16-bit D-type flip-flop

74ABT16273

### SSOP48: plastic shrink small outline package; 48 leads; body width 7.5 mm

SOT370-1



### DIMENSIONS (mm are the original dimensions)

	····-·································																	
UNI	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	2.8	0.4 0.2	2.35 2.20	0.25	0.3 0.2	0.22 0.13	16.00 15.75	7.6 7.4	0.635	10.4 10.1	1.4	1.0 0.6	1.2 1.0	0.25	0.18	0.1	0.85 0.40	8° 0°

### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER		EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	IEDEC JEITA			ISSUE DATE	
SOT370-1		MO-118				<del>99-12-27</del> 03-02-19	

# 16-bit D-type flip-flop

74ABT16273

### TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1 mm

SOT362-1



### DIMENSIONS (mm are the original dimensions).

UNIT	A max.	Α1	A <sub>2</sub>	А3	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	z	θ
mm	1.2	0.15 0.05	1.05 0.85	0.25	0.28 0.17	0.2 0.1	12.6 12.4	6.2 6.0	0.5	8.3 7.9	1	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.8 0.4	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT362-1		MO-153				<del>-99-12-27</del> 03-02-19	

# 16-bit D-type flip-flop

74ABT16273

### **REVISION HISTORY**

Rev	Date	Description				
_3	20040212	Product data (9397 750 12892); 853-1793 ECN 01-A15421 of 26 January 2004. Replaces data sheet 74ABT_H16273_2 of 1998 Feb 27 (9397 750 03489).				
		Modifications:				
		Delete all references to 74ABTH16273 (product discontinued).				
_2	19980227	Product data (9397 750 03489); ECN 853-1793 19027 of 27 February 1998. Supersedes initial version.				

## 16-bit D-type flip-flop

74ABT16273

#### Data sheet status

Level	Data sheet status [1]	Product status <sup>[2] [3]</sup>	Definitions
I	Objective data	Development	This data sheet contains data from the objective specification for product development.  Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

<sup>[1]</sup> Please consult the most recently issued data sheet before initiating or completing a design.

### **Definitions**

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **Disclaimers**

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

#### **Contact information**

For additional information please visit

http://www.semiconductors.philips.com. Fax: +31 40 27 24825

For sales offices addresses send e-mail to:

sales.addresses@www.semiconductors.philips.com

© Koninklijke Philips Electronics N.V. 2004 All rights reserved. Printed in U.S.A.

Date of release: 02-04

Document order number: 9397 750 12892

Let's make things better.

Philips Semiconductors





<sup>[2]</sup> The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

<sup>[3]</sup> For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.