MOSFET - N-Channel, SUPERFET III, FRFET

650 V, 40 A, 82 m Ω

Description

SUPERFET III MOSFET is ON Semiconductor's brand-new high voltage super-junction (SJ) MOSFET family that is utilizing charge balance technology for outstanding low on-resistance and lower gate charge performance. This advanced technology is tailored to minimize conduction loss, provide superior switching performance, and withstand extreme dv/dt rate.

Consequently, SUPERFET III MOSFET is very suitable for the various power system for miniaturization and higher efficiency.

SUPERFET III FRFET MOSFET's optimized reverse recovery performance of body diode can remove additional component and improve system reliability.

Features

- 700 V @ $T_I = 150^{\circ}\text{C}$
- Typ. $R_{DS(on)} = 70 \text{ m}\Omega$
- Ultra Low Gate Charge (Typ. Q_g = 81 nC)
- Low Effective Output Capacitance (Typ. Coss(eff.) = 722 pF)
- 100% Avalanche Tested
- These Devices are Pb-Free and are RoHS Compliant

Applications


- Telecom / Server Power Supplies
- Industrial Power Supplies
- EV Charger
- UPS / Solar



ON Semiconductor®

www.onsemi.com

V _{DSS}	R _{DS(ON)} MAX	I _D MAX
650 V	82 mΩ @ 10 V	40 A





MARKING DIAGRAM



\$Y = ON Semiconductor Logo &Z = Assembly Plant Code &3 = Data Code (Year & Week)

&K = Lot

NTB082N65S3F = Specific Device Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

ABSOLUTE MAXIMUM RATINGS (T_C = 25°C, Unless otherwise specified)

Symbol	Parame	Value	Unit		
V_{DSS}	Drain to Source Voltage		650	V	
V_{GSS}	Gate to Source Voltage	DC	±30	V	
		AC (f > 1 Hz)	±30	V	
I _D	Drain Current	Continuous (T _C = 25°C)	40	Α	
		Continuous (T _C = 100°C)	25.5	1	
I _{DM}	Drain Current	Pulsed (Note 1)	100	Α	
E _{AS}	Single Pulsed Avalanche Energy (Note 2)		510	mJ	
I _{AS}	Avalanche Current (Note 2)		4.8	А	
E _{AR}	Repetitive Avalanche Energy (Note 1)		3.13	mJ	
dv/dt	MOSFET dv/dt		100	V/ns	
	Peak Diode Recovery dv/dt (Note 3)		50		
P_{D}	Power Dissipation	(T _C = 25°C)	313	W	
		Derate Above 25°C	2.5	W/°C	
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +150	°C	
TL	Maximum Lead Temperature for Soldering, 1/8" from Case for 5 s		300	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Repetitive rating: pulse-width limited by maximum junction temperature.
 2. $I_{AS}=4.8$ A, $R_G=25$ Ω , starting $T_J=25^{\circ}C$.
 3. $I_{SD}\leq 20$ A, di/dt ≤ 100 A/ μ s, $V_{DD}\leq 400$ V, starting $T_J=25^{\circ}C$.

THERMAL CHARACTERISTICS

Symbol	ymbol Parameter		Unit
$R_{ heta JC}$	Thermal Resistance, Junction to Case, Max.	0.4	°C/W
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient (1 in ² Pad of 2-oz Copper), Max.	62.5	C/VV

PACKAGE MARKING AND ORDERING INFORMATION

Part Number	Top Marking	Package	Packing Method	Reel Size	Tape Width	Quantity
NTB082N65S3F	NTB082N65S3F	D ² PAK	Tape and Reel [†]	330 mm	24 mm	800 Units

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
OFF CHARACT	ERISTICS		•	•		
BV _{DSS} Drain to Source I	Drain to Source Breakdown Voltage	V _{GS} = 0 V, I _D = 1 mA, T _J = 25°C	650	_	_	V
		V _{GS} = 0 V, I _D = 1 mA, T _J = 150°C	700	_	_	V
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temperature Coefficient	I _D = 10 mA, Referenced to 25°C	-	0.7	-	V/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 650 V, V _{GS} = 0 V	-	-	10	μΑ
		V _{DS} = 520 V, T _C = 125°C	-	124	_	1
I _{GSS}	Gate to Body Leakage Current	$V_{GS} = \pm 30 \text{ V}, V_{DS} = 0 \text{ V}$	-	_	±100	nA
ON CHARACTE	ERISTICS				-	
V _{GS(th)}	Gate Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 1.0 \text{ mA}$	3.0	_	5.0	V
R _{DS(on)}	Static Drain to Source On Resistance	V _{GS} = 10 V, I _D = 20 A	-	70	82	mΩ
9FS	Forward Transconductance	V _{DS} = 20 V, I _D = 20 A	-	24	-	S
YNAMIC CHA	RACTERISTICS		•	•		
C _{iss}	Input Capacitance	V _{DS} = 400 V, V _{GS} = 0 V, f = 1 MHz	-	3410	_	pF
C _{oss}	Output Capacitance		-	70	_	pF
C _{oss(eff.)}	Effective Output Capacitance	V _{DS} = 0 V to 400 V, V _{GS} = 0 V	-	722	_	pF
C _{oss(er.)}	Energy Related Output Capacitance	V _{DS} = 0 V to 400 V, V _{GS} = 0 V	-	126	_	pF
Q _{g(tot)}	Total Gate Charge at 10V	$V_{DS} = 400 \text{ V}, I_D = 20 \text{ A}, V_{GS} = 10 \text{ V}$	-	81	_	nC
Q _{gs}	Gate to Source Gate Charge	(Note 4)	-	24	_	nC
Q _{gd}	Gate to Drain "Miller" Charge		-	32	_	nC
ESR	Equivalent Series Resistance	f = 1 MHz	-	1.9	-	Ω
WITCHING CH	IARACTERISTICS					
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 400 \text{ V}, I_D = 20 \text{ A},$	-	27	_	ns
t _r	Turn-On Rise Time	V_{GS} = 10 V, R_g = 3 Ω (Note 4)	-	27	_	ns
t _{d(off)}	Turn-Off Delay Time		_	79	_	ns
t _f	Turn-Off Fall Time		-	5	_	ns
SOURCE-DRAI	N DIODE CHARACTERISTICS				-	-
I _S	Maximum Continuous Source to Drain Diode Forward Current		-	-	40	Α
I _{SM}	Maximum Pulsed Source to Drain Diod	e Forward Current	-	-	100	Α
V_{SD}	Source to Drain Diode Forward Voltage	V _{GS} = 0 V, I _{SD} = 20 A	-	-	1.3	٧
t _{rr}	Reverse Recovery Time	V _{GS} = 0 V, I _{SD} = 20 A,	-	108	-	ns
Q _{rr}	Reverse Recovery Charge	dI _F /dt = 100 A/μs	_	410	_	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Essentially independent of operating temperature typical characteristics.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 5. Capacitance Characteristics




Figure 2. Transfer Characteristics




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 6. Gate Charge Characteristics

TYPICAL PERFORMANCE CHARACTERISTICS (Continued)




Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 9. Maximum Safe Operation Area




Figure 11. E_{OSS} vs. Drain to Source Voltage




Figure 8. On-Resistance Variant vs. Temperature




Figure 10. Maximum Drain Current vs. Case Temperature

TYPICAL PERFORMANCE CHARACTERISTICS (Continued)




Figure 12. Transient Thermal Response Curve




Figure 13. Gate Charge Test Circuit & Waveform




Figure 14. Resistive Switching Test Circuit & Waveforms




Figure 15. Unclamped Inductive Switching Test Circuit & Waveforms





Figure 16. Peak Diode Recovery dt/dt Test Circuit & Waveforms

SUPERFET and FRFET are a registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.



D²PAK-3 (TO-263, 3-LEAD) CASE 418AJ ISSUE F

DATE 11 MAR 2021




RECOMMENDED MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDL DERRM/D.


NOTES


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: INCHES
- 3. CHAMFER OPTIONAL.
- 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.005 PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.
- 5. THERMAL PAD CONTOUR IS OPTIONAL WITHIN DIMENSIONS E, L1, D1, AND E1.
- 6. OPTIONAL MOLD FEATURE.
- 7. ①,② ... DPTIONAL CONSTRUCTION FEATURE CALL DUTS.


			_	
	INCHES		MILLIN	ETERS
DIM	MIN.	MAX.	MIN.	MAX.
Α	0.160	0.190	4.06	4.83
A1	0.000	0.010	0.00	0.25
b	0.020	0.039	0.51	0.99
С	0.012	0.029	0.30	0.74
c2	0.045	0.065	1.14	1.65
D	0.330	0.380	8.38	9.65
D1	0.260		6.60	
E	0.380	0.420	9.65	10.67
E1	0.245		6.22	
e	0.100	BSC	BSC 2.54 BSC	
Н	0.575	0.625	14.60	15.88
L	0.070	0.110	1.78	2.79
L1		0.066		1.68
L5		0.070		1.78
L3	0.010 BSC		0.25	BSC
м	n•	8.	n•	8.





VIEW A-A















VIEW A-A

OPTIONAL CONSTRUCTIONS

GENERIC MARKING DIAGRAMS*



XXXXXX = Specific Device Code A = Assembly Location

WL = Wafer Lot
Y = Year
WW = Work Week
W = Week Code (SSG)
M = Month Code (SSG)
G = Pb-Free Package
AKA = Polarity Indicator

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " •", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:

98AON56370E

Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

DESCRIPTION: D²PAK-3 (TO-263, 3-LEAD)

PAGE 1 OF 1

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales