

# DM74ALS03B

## **Quad 2-Input NAND Gate with Open Collector Outputs**

### **Features**

- Switching specifications at 50pF
- Switching specifications guaranteed over full temperature and V<sub>CC</sub> range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin for pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts

### **General Description**

This device contains four independent gates, each of which performs the logic NAND function. The open-collector outputs require external pull-up resistors for proper logical operation.

### **Pull-Up Resistor Equations**

$$R_{MAX} = \frac{V_{CC} (Min) - V_{OH}}{N_1 (I_{OH}) + N_2 (I_{IH})}$$

$$\mathsf{R}_{\mathsf{MIN}} = \frac{\mathsf{V}_{\mathsf{CC}}\left(\mathsf{Max}\right) - \mathsf{V}_{\mathsf{OL}}}{\mathsf{I}_{\mathsf{OL}} - \mathsf{N}_{\mathsf{3}}\left(\mathsf{I}_{\mathsf{L}}\right)}$$

where:

 $N_1$  (I  $_{OH})$  = total maximum output HIGH current for all outputs tied to pull-up resistor

 $N_2 \; (I_{IH}) = total \; maximum \; input \; HIGH \; current for all inputs tied to pull-up resistor$ 


 $N_{3}\left(I_{lL}\right)=$  total maximum input LOW current for all inputs tied to pull-up resistor

### **Ordering Information**

Order Number	Package Number	Package Description
DM74ALS03BM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering number.

### **Connection Diagram**



#### **Function Table**

$$Y = \overline{AB}$$

Inp	uts	Output
Α	В	Y
L	L	Н
L	Н	Н
Н	L	Н
Н	Н	L

H = HIGH Logic Level

L = LOW Logic Level

### **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating		
V <sub>CC</sub>	Supply Voltage	7V		
VI	Input Voltage	7V		
	HIGH Level Ouutput	7V		
T <sub>A</sub>	Operating Free Air Temperature Range	0°C to +70°C		
T <sub>STG</sub>	Storage Temperature Range	–65°C to +150°C		
$\theta_{JA}$	Typical Thermal Resistance	116.0°C/W		

### **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Min.	Nom.	Max.	Units
V <sub>CC</sub>	Supply Voltage	4.5	5	5.5	V
V <sub>IH</sub>	HIGH Level Input Voltage	2			V
V <sub>IL</sub>	LOW Level Input Voltage			0.8	V
V <sub>OH</sub>	HIGH Level Output Voltage			5.5	V
I <sub>OL</sub>	LOW Level Output Current			8	mA
T <sub>A</sub>	Free Air Operating Temperature	0		70	°C

#### **Electrical Characteristics**

Over recommended operating free air temperature range. All typical values are measured at  $V_{CC} = 5V$ ,  $T_A = 25$ °C.

Symbol	Parameter	Conditions		Min.	Тур.	Max.	Units
V <sub>IK</sub>	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} = -18mA$				-1.5	V
I <sub>OH</sub>	HIGH Level Output Current	$V_{CC} = 4.5V, V_{OH} = 5.5V$				100	μA
V <sub>OL</sub>	LOW Level Output Voltage	$V_{CC} = 4.5V$	I <sub>OL</sub> =4mA		0.25	0.4	V
			$I_{OL} = 8mA$		0.35	0.5	
I <sub>I</sub>	Input Current @ Max. Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
I <sub>IH</sub>	HIGH Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μA
I <sub>IL</sub>	LOW Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.1	mA
I <sub>CC</sub>	Supply Current	$V_{CC} = 5.5V$	Outputs HIGH		0.43	0.85	mA
			Outputs LOW		1.62	3	

### **Switching Characteristics**

Over recommended operating free air temperature range.

Symbol	Parameter	Conditions	Min	Max	Units
t <sub>PLH</sub>	Propagation Delay Time, LOW-to-HIGH Level Output	$V_{CC} = 4.5V \text{ to } 5.5V,$	20	50	ns
t <sub>PHL</sub>	Propagation Delay Time, HIGH-to-LOW Level Output	$R_{L} = 2k\Omega,$ $C_{L} = 50pF$	3	13	ns




Figure 1. 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M14A

