

Data Sheet January 30, 2007 FN6427.0

Low Jitter Clock Generators for Set-Top Box

The ISL14011 series of devices are general purpose integrated Clock Synthesizers and Generators suited for consumer applications such as Set-top Box, and various other consumer applications.

The selectable reference input accepts 30MHz signal either from crystal or an external source. It is specified to operate with a nominal 3.3V supply and is offered in 16 Ld QFN package.

Contact Factory for other output frequency options.

Ordering Information

PART	PART	TEMP.	PACKAGE	PKG.	
NUMBER	MARKING	RANGE (°C)		DWG.#	
ISL14011IRZ*	11IZ	-40 to +85	16 Ld QFN	L16.3x3	

^{*}Add "-T" suffix for tape and reel.

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Selection Table

PART OPTIONS	INPUT FREQUENCY	NUMBER OF OUTPUTS	OUTPUT FREQUENCY	PACKAGE
ISL14011	30MHz	4 LVTTL	25, 30, 24, 27	16 Ld QFN


Features

- LVTTL Outputs
- · Selectable Crystal or Ref. Clock for Inputs
- Period Jitter ~50ps RMS
- · Single Supply; 3.3V nominal
- Extended Temperature Range: -40°C to +85°C
- · Available in small foot print package
 - 16 Ld QFN 3mmx3mm
- · Pb-Free plus anneal available (RoHS Compliant)


Applications

Set-Top Boxes

Pinout



Functional Block Diagram



Pin Description

16 LD QFN	SYMBOLS	PIN DESCRIPTION
1,14,16	VCC	Supply Voltage
2	X1	The X1 pin is the terminal 1 of an external 30MHz crystal. This pin is grounded for external CK input.
3	X2	The X2 pin is the terminal 2 of external 30MHz crystal, or external clock input.
4, 5, 7	GND	Ground
8	CLK1	CLK1 Output: 25MHz
10	CLK2	CLK2 Output: 30MHz
11	CLK3	CLK3 Output: 24MHz
13	CLK4	CLK4 Output: 27MHz
6, 9,12,15	NC	No Connect

Absolute Maximum Ratings

Thermal Information

Voltage on VCC, CLK pins (respect to Gnd) Voltage on X1, X2 pins (respect to Gnd)	
ESD Rating	
MIL STD-883, Method 3014	>±5kV
Manadalan Adada I	E001/

Thermal Resistance (Typical, Note 1)	θ_{JA} (°C/W)	θ _{JC} (°C/W)
16 Ld QFN Package	. 59	11.5
Storage Temperature	65	² C to +150 ² C
Lead Temperature (Soldering 10s)		+300ºC

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE

1. θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.

DC Electrical Specifications

 V_{CC} = 3.3V ±10%, T_A = -40°C to +85°C, Typical values are at T_A = +25°C and V_{CC} = 3.3V, Unless otherwise noted

SYMBOL	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Supply Voltage	V _{CC}	Supply Voltage	3.0	3.3	3.6	٧
Supply Current	Icc	Supply Current CL = 5pF on all outputs		11	15	mA
CLOCK INPUT X ₂ (X ₁ GROUND	DED) FOR EXTERN	NAL CLOCK MODE				
Input High Level	V _{IH}		1.5		2.4	٧
Input Level Low	V _{IL}				0.5	٧
Input Current	IIL, IIH	V _{X2} to Ground		0.5		mA
CLOCK OUTPUTS (CLK)	-					
Output High Level	V _{OH}	I _{OH} = -100μA	V _{CC} -0.2			٧
		I _{OH} = -4mA	2.4			٧
		I _{OH} = -6mA	2.1			٧
Output Low Level	V _{OL}	I _{OL} = 100μA			0.2	٧
		I _{OL} = 4mA			0.4	٧
		I _{OL} = 6mA			0.75	٧
Output Short Circuit Current	IOSC	CLK = V _{CC} or Gnd	6	13	30	mA

AC Electrical Specifications CL= 5pF on all outputs

SYMBOL	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Crystal Frequency	fin			30		MHz
CLOCK OUTPUTS	-	-I	<u> </u>		1	l
Rise Time	t _R	20% to 80% V _{CC}		1.8		ns
Fall Time	t _F	80% to 20% V _{CC}		1.8		ns
Duty Cycle			40		60	%
Period Jitter	J _P	RMS		50		ps
Power Up Time	t _{PO}	V _{CC} >2.7V		2		ms

FN6427.0 January 30, 2007

Typical Performance Curves (Period Jitter)





FIGURE 1. STANDARD DEVIATION vs LOAD CAPACITANCE

Quad Flat No-Lead Plastic Package (QFN) Micro Lead Frame Plastic Package (MLFP)



L16.3x3
16 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE

	MILLIMETERS				
SYMBOL	MIN	NOMINAL	MAX	NOTES	
Α	0.80	0.90	1.00	-	
A1	-	-	0.05	-	
A2	-	-	1.00	9	
A3		0.20 REF		9	
b	0.18	0.23	0.30	5, 8	
D		3.00 BSC			
D1		2.75 BSC			
D2	1.35	1.50	1.65	7, 8, 10	
E	3.00 BSC			-	
E1		2.75 BSC			
E2	1.35	1.50	1.65	7, 8, 10	
е		0.50 BSC			
k	0.20	-	-	-	
L	0.30	0.40	0.50	8	
N	16			2	
Nd	4			3	
Ne	4			3	
Р	-	-	0.60	9	
θ	-	-	12	9	

Rev. 1 6/04

NOTES:

- 1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
- 2. N is the number of terminals.
- 3. Nd and Ne refer to the number of terminals on each D and E.
- 4. All dimensions are in millimeters. Angles are in degrees.
- 5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance.
- 8. Nominal dimensions are provided to assist with PCB Land Pattern Design efforts, see Intersil Technical Brief TB389.
- Features and dimensions A2, A3, D1, E1, P & 0 are present when Anvil singulation method is used and not present for saw singulation.
- Compliant to JEDEC MO-220VEED-2 Issue C, except for the E2 and D2 MAX dimension.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com