HIGH-SPEED 3.3V 256K x 18 SYNCHRONOUS **BANK-SWITCHABLE DUAL-PORT STATIC RAM** WITH 3.3V OR 2.5V INTERFACE

70V7319S


Features:

- 256K x 18 Synchronous Bank-Switchable Dual-ported SRAM Architecture
 - 64 independent 4K x 18 banks
 - 4 megabits of memory on chip
- Bank access controlled via bank address pins
- High-speed data access
 - Commercial: 3.4ns (200MHz)/3.6ns (166MHz)/ 4.2ns (133MHz) (max.)
 - Industrial: 4.2ns (133MHz) (max.)
- Selectable Pipelined or Flow-Through output mode
- Counter enable and repeat features
- Dual chip enables allow for depth expansion without additional logic
- Full synchronous operation on both ports

Functional Block Diagram

- 5ns cycle time, 200MHz operation (14Gbps bandwidth)
- Fast 3.4ns clock to data out

- 1.5ns setup to clock and 0.5ns hold on all control, data, and address inputs @ 200MH
- Data input, address, byte enable and control registers
- Self-timed write allows fast cycle time
- Separate byte controls for multiplexed bus and bus matching compatibility
- LVTTL-compatible, 3.3V (±150mV) power supply for core
- ٠ LVTTL compatible, selectable 3.3V (±150mV) or 2.5V (±100mV) power supply for I/Os and control signals on each port
- ٠ Industrial temperature range (-40°C to +85°C) is available at 133MHz
- ٠ Available in a 208-pin fine pitch Ball Grid Array (fpBGA) and 256-pin Ball Grid Array (BGA)
- Supports JTAG features compliant with IEEE 1149.1
- Green parts available, see ordering information



OCTOBER 2019

NOTE:

High-Speed 256K x 18 Synchronous Bank-Switchable Dual-Port Static RAM

Description:

The IDT70V7319 is a high-speed 256Kx18 (4Mbit) synchronous Bank-Switchable Dual-Ported SRAM organized into 64 independent 4Kx18 banks. The device has two independent ports with separate control, address, and I/O pins for each port, allowing each port to access any 4Kx18 memory block not already accessed by the other port. Accesses by the ports into specific banks are controlled via the bank address pins under the user's direct control.

Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times. With an input data register, the IDT70V7319 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by CE0 and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. The dual chip enables also facilitate depth expansion.

Industrial and Commercial Temperature Ran

The 70V7319 can support an operating voltage of either 3.3V or 2.5V on one or both ports, controllable by the OPT pins. The power supply for the core of the device(VDD) remains at 3.3V. Please refer also to the functional description on page 18.

A1	A2 NC	A3	A4	A5	A6	A7	A8	A9 NC	A10	A11	A12 CNTENL	A13	A14	A15	A16	A17
IO9L		Vss	TDO	NC	BA4L	BAOL	A8L		Vdd	CLK∟		A4L	Aol	OPT∟	NC	Vss
^{B1} NC	B2 VSS	B3 NC	^{B4} TDI	B5 BA5L	B6 BA1L	B7 A9L	B8 NC	B9 CE0L	B10 Vss	ADSL	B12 A5L	B13 A1L	^{B14} Vss	^{b15} Vddqr	B16 I/O8L	B17 NC
c1 Vddql	c2 I/O9r	c3 Vddqr	C4 PL/FTL	^{C5} NC	C6 BA2L	C7 A10L	C8 UBL	C9 CE1L	C10 Vss	C11 R/WL	C12 A6L	C13 A2L	C14 VDD	C15 I/O8R	C16 NC	C17 Vss
D1 NC	D2 Vss	d3 I/O10L	D4 NC	d5 BA3l	D6 A11L	D7 A7L	d8 TBL	d9 Vdd	D10 OEL	D 1 1 REPEATL	D12 A3L	d13 Vdd	D14 NC	d15 Vddql	d16 I/O7l	d17 I/O7r
e1 I/O11L	E2 NC	e3 Vddqr	e4 I/O10r										e14 I/O6l	E15 NC	E16 Vss	E17 NC
f1 Vddql	f2 I/O11R	F3 NC	F4 Vss										F14 Vss	f15 I/O6r	F16 NC	f17 Vddqr
G1 NC	G2 Vss	g3 I/O12L	G4 NC				70	N/70·	10				G14 NC	g15 Vddql	G16 I/O5L	G17 NC
H1 Vdd	H2 NC	h3 Vddqr	h4 I/O12R)V73 [.] F208	-				h14 Vdd	H15 NC	H16 Vss	h17 I/O5r
j1 Vddql	J2 Vdd	^{J3} Vss	_{J4} Vss					² in fp		۱.			J14 Vss	J15 Vdd	J16 Vss	J17 Vddqr
k1 I/O14R	K2 Vss	k3 I/O13r	^{K4} Vss				Тор	o Viev	N ⁽⁶⁾				k14 I/O3r	k15 Vddql	K16 I/O4r	K17 Vss
L1 NC	l2 I/O14L	l3 Vddqr	l4 I/O13L										L14 NC	l15 I/O3l	L16 Vss	l17 I/O4l
m1 Vddql	M2 NC	m3 I/O15r	^{M4} Vss										M14 Vss	M15 NC	м16 I/O2R	^{m17} Vddqr
N1 NC	N2 Vss	N3 NC	n4 I/O15L										n14 I/O1r	n15 Vddql	N16 NC	N17 I/O2L
p1 I/O16R	p2 I/O16L	p3 Vddqr	P4 NC	^{P5} TRST	P6 BA4R	P7 BAor	P8 A8R	P9 NC	P10 Vdd	P11 CLKr	P12 CNTENR	P13 A4R	P14 NC	Р15 I/O1L	P16 Vss	P17 NC
R1 VSS	R2 NC	r3 I/O17r	^{R4} TCK	rs BA5r	R6 BA1R	R7 A9R	R8 NC	^{R9} CE0R	R10 Vss	^{R11} ADSr	R12 A5R	R13 A1R	R14 Vss	r15 Vddql	r16 I/Oor	r17 Vddqr
T1 NC	t2 I/O17L	t3 Vddql	^{T4} TMS	T5 NC	t6 BA2r	T7 A10R	t8 UBr	^{T9} CE1R	^{T10} Vss	t11 R/Wr	T12 A 6R	T13 A 2R	^{T14} Vss	T15 NC	^{T16} Vss	T17 NC
U1 Vss	U2 NC	uз PL/FTR	U4 NC	U5 BA3R	U6 A11R	U7 A7R	u8 TBr	u9 Vdd	U10 OEr	U11 REPEATR	U12 A3R	U13 Aor	U14 Vdd	U15 OPTR	U16 NC	U17 I/Ool

Pin Configuration^(1,2,3,4)

NOTES:

1. All VDD pins must be connected to 3.3 V power supply.

2. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VIH (3.3V), and 2.5V if OPT pin for that port is

set to V⊫(0V).

3. All Vss pins must be connected to ground supply.

© 2019 Renesas Electronics Corporation

 $4. \quad \mbox{Package body is approximately } 15\mbox{mm}\,x\,15\mbox{mm}\,x\,1.4\mbox{mm}\,with\,0.8\mbox{mm}\,ball\,pitch.$

5. This package code is used to reference the package diagram.

6. This text does not indicate orientation of the actual part-marking.



High-Speed 256K x 18 Synchronous Bank-Switchable Dual-Port Static RAM

Industrial and Commercial Temperature Range

Pin Configuration^(1,2,3,4) (con't.)

70V7319 BC256⁽⁵⁾

256-Pin BGA Top View⁽⁶⁾

A1	^{A2}	A3	a4	a5	A6	A7	A8	A9	A10	A11	A12	A13	A14	A15	A16
NC	TDI	NC	B A 5l	BA2L	A11L	A8L	NC	CE1L	OEL	CNTENL	A 5L	A2L	A0L	NC	NC
B1	B2	^{B3}	^{B4}	B5	B6	B7	B8	B9	^{B10}	B11	B12	B13	B14	B15	^{B16} NC
NC	NC	TDO	NC	BA3L	BA0L	A9L	UBl	CE0L	R∕WL	REPEATL	A 4L	A1L	Vdd	NC	
C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	С13	C14	C15	C16
NC	I/O9L	Vss	BA4L	BA1L	A10L	A7L	NC	TBL	CLKL	ADSL	A6L	А з∟	OPT∟	NC	I/O8L
D1	d2	D3	d4	d5	d6	d7	d8	d9	d10	d11	d12	D13	D14	D15	d16
NC	I/O9r	NC	PL/FTL	Vddql	Vddql	Vddqr	Vddqr	Vddql	Vddql	Vddqr	Vddqr	Vdd	NC	NC	I/O8R
e1	e2	E3	e4	e5	e6	^{E7}	E8	^{E9}	E10	E11	e12	e13	E14	e15	e16
I/O10r	I/O10L	NC	Vddql	Vdd	Vdd	Vss	Vss	Vss	Vss	VDD	Vdd	Vddqr	NC	I/O7l	I/O7r
f1	F2	f3	f4	^{F5}	F6	F7	F8	^{F9}	F10	F11	F12	f13	f14	F15	F16
I/O11L	NC	I/O11R	Vddql	Vdd	Vss	Vss	Vss	Vss	Vss	Vss	Vdd	Vddqr	I/O6r	NC	I/O6L
G1	G2	G3	g4	G5	G6	G7	G8	G9	G10	G11	G12	G13	G14	G15	G16
NC	NC	I/O12L	Vddqr	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vddql	I/O5L	NC	NC
H1	h2	H3	h4	H5	H6	H7	H8	H9	H10	H11	H12	h13	^{H14}	H15	h16
NC	I/O12R	NC	Vddqr	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vddql	NC	NC	I/O5r
J1	j2	j3	j4	J5	^{J6}	_{J7}	_{J8}	^{J9}	J10	J11	J12	j13	J14	J15	J16
I/O13∟	I/O14R	I/O13R	Vddql	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vddqr	I/O4r	І/Озг	I/O4L
K1	к2	кз	k4	^{K5}	K6	к7	ка	к9	K10	K11	к12	k13	K14	K15	к16
NC	NC	I/O14L	Vddql	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vddqr	NC	NC	І/Оз∟
l1	L2	l3	l4	l5	L6	L7	L8	L9	L10	L11	l12	l13	l14	L15	l16
I/O15L	NC	I/O15R	Vddqr	Vdd	Vss	Vss	Vss	Vss	Vss	Vss	Vdd	Vddql	I/O2l	NC	I/O2R
M1	M2	M3	^{m4}	M5	M6	M7	^{M8}	M9	M10	M11	M12	M13	^{M14}	^{M15}	M16
I/O16R	I/O16L	NC	Vddqr	Vdd	Vdd	Vss	Vss	Vss	Vss	VDD	Vdd	Vddql	I/O1R	I/O1L	NC
N1	n2	N3	N4	N5	ⁿ⁶	n7	n8	^{N9}	n10	N11	n12	N13	N14	^{N15}	N16
NC	I/O17R	NC	PL∕FTR	Vddqr	Vddqr	Vddql	Vddql	Vddqr	Vddqr	Vddql	Vddql	Vdd	NC	I/O0r	NC
P1	p2	P3	P4	P5	P6	P7	P8	^{P9}	P10	^{P11}	P12	Р13	P14	P15	p16
NC	I/O17L	TMS	BA4R	BA1R	A10R	A7R	NC	TBr	CLKR	ADSr	A6R	А зR	NC	NC	I/Ool
^{R1}	^{R2}	^{R3}	^{R4}	r5	R6	R7	^{r8}	R9	^{R10}	r11	R12	R13	^{R14}	^{R15}	^{R16}
NC	NC	TRST	NC	BA3r	BA0R	A 9R	UBr	CE0R	R/WR	REPEATR	A 4R	A 1R	OPTr	NC	NC
T1	T2	тз	T4	t5	т6	T7	T8	^{T9}	T10	t11	T12	T13	T14	T15	^{T16}
NC	TCK	NC	BA5R	BA2r	А 11R	A 8R	NC	CE1R	OEr	CNTENR	A 5R	A 2R	A 0R	NC	NC

5629 drw 02d

NOTES:

1. All VDD pins must be connected to 3.3 V power supply.

2. All VDDD pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VIH (3.3V), and 2.5V if OPT pin for that port is

set to VIL (0V).

 $\label{eq:alpha} \textbf{3.} \quad \textbf{All Vss pins must be connected to ground supply.}$

 $4. \quad \mbox{Package body is approximately } 17 \mbox{mm} \, x \, 1.4 \mbox{mm}, \mbox{with } 1.0 \mbox{mm} \, ball\mbox{-pitch}.$

5. This package code is used to reference the package diagram.

6. This text does not indicate orientation of the actual part-marking.

70V7319S

High-Speed 256K x 18 Synchronous Bank-Switchable Dual-Port Static RAM

Industrial and Commercial Temperature Rang

Pin Names

Left Port	Right Port	Names				
CEOL, CE1L	CEOR, CE1R	Chip Enables				
R/WL	R/WR	Read/Write Enable				
ŌĒL	0 E _R	Output Enable				
BAOL - BA5L	BAOR - BA5R	Bank Address ⁽⁴⁾				
Aol - A11L	A0R - A11R	Address				
I/O0L - I/O17L	I/O0r - I/O17r	Data Input/Output				
CLKL	CLKR	Clock				
PL/FTL	PL/FTR	Pipeline/Flow-Through				
ĀDSL	\overline{ADS}_{R}	Address Strobe Enable				
CNTEN L		Counter Enable				
REPEATL	REPEAT R	Counter Repeat ⁽³⁾				
$\overline{LB}_{L},\ \overline{U}\overline{B}_{L}$	$\overline{LB}_{R}, \ \overline{U}\overline{B}_{R}$	Byte Enables (9-bit bytes)				
VDDQL	VDDQR	Power (I/O Bus) (3.3V or 2.5V) ⁽¹⁾				
OPT∟	OPTR	Option for selecting $VDDQx^{(1,2)}$				
V	DD	Power (3.3V) ⁽¹⁾				
V	'ss	Ground (0V)				
I	DI	Test Data Input				
Т	DO	Test Data Output				
Т	СК	Test Logic Clock (10MHz)				
Т	MS	Test Mode Select				
ALL I	RST	Reset (Initialize TAP Controller)				

5629 tbl 01

NOTES:

- VDD, OPTX, and VDD0x must be set to appropriate operating levels prior to applying inputs on the I/Os and controls for that port.
- OPTx selects the operating voltage levels for the I/Os and controls on that port. If OPTx is set to VIH (3.3V), then that port's I/Os and controls will operate at 3.3V levels and VDDox must be supplied at 3.3V. If OPTx is set to VIL (0V), then that port's I/Os and address controls will operate at 2.5V levels and VDDox must be supplied at 2.5V. The OPT pins are independent of one another—both ports can operate at 3.3V levels, both can operate at 2.5V levels, or either can operate at 3.3V with the other at 2.5V.
- 3. When REPEAT x is asserted, the counter will reset to the last valid address loaded via ADS x.
- 4. Accesses by the ports into specific banks are controlled by the bank address pins under the user's direct control: each port can access any bank of memory with the shared array that is not currently being accessed by the opposite port (i.e., BA0L - BA5L ≠ BA0R - BA5R). In the event that both ports try to access the same bank at the same time, neither access will be valid, and data at the two specific addresses targeted by the ports within that bank may be corrupted (in the case that either or both ports are writing) or may result in invalid output (in the case that both ports are trying to read).

70V7319S

ligh-Speed 256K x 18 Synchronous Bank-Switchable Dual-Port Static RAM Industrial and Commercial Temperature Rai

Truth Table I—Read/Write and Enable Control^(1,2,3,4)

OE ³	CLK	Ē€	CE1	UB	LB	R∕ ₩	Upper Byte I/O9-17	Lower Byte I/O ₀₋₈	MODE
х	Ŷ	Н	х	х	х	х	High-Z	High-Z	Deselected–Power Down
х	Ŷ	х	L	х	х	х	High-Z	High-Z	Deselected–Power Down
х	\uparrow	L	Н	Н	н	х	High-Z	High-Z	All Bytes Deselected
х	Ŷ	L	Н	Н	L	L	High-Z	DIN	Write to Lower Byte Only
х	\uparrow	L	н	L	н	L	DIN	High-Z	Write to Upper Byte Only
х	\uparrow	L	н	L	L	L	DIN	Din	Write to both Bytes
L	\uparrow	L	Н	Н	L	Н	High-Z	Dout	Read Lower Byte Only
L	Ŷ	L	Н	L	Н	Н	Dout	High-Z	Read UpperByte Only
L	Ŷ	L	Н	L	L	Н	Dout	Dout	Read both Bytes
Н	Х	х	Х	х	Х	х	High-Z	High-Z	Outputs Disabled

NOTES:

1. "H" = VIH, "L" = VIL, "X" = Don't Care.

2. ADS, CNTEN, REPEAT are set as appropriate for address access. Refer to Truth Table II for details.

3. OE is an asynchronous input signal.

4. It is possible to read or write any combination of bytes during a given access. A few representative samples have been illustrated here.

Truth Table II—Address and Address Counter Control^(1,2,7)

Address	Previous Address	Addr Used	CLK	ADS	CNTEN	REPEAT ⁽⁶⁾	I/O ⁽³⁾	MODE
An	х	An	\uparrow	L ⁽⁴⁾	Х	н	Dro (n)	External Address Used
х	An	An + 1	\uparrow	Н	L ⁽⁵⁾	Н	D≀o(n+1)	Counter Enabled—Internal Address generation
х	An + 1	An + 1	\uparrow	Н	Н	Н	D≀o(n+1)	External Address Blocked—Counter disabled (An + 1 reused)
х	х	An	\uparrow	Х	Х	L ⁽⁴⁾	Dvo(0)	Counter Set to last valid ADS load

NOTES:

 $1. \quad "H"=V{\mathsf{IH}}, "L"=V{\mathsf{IL}}, "X"=Don't\,Care.$

2. Read and write operations are controlled by the appropriate setting of R/\overline{W} , \overline{CE}_0 , CE_1 , $\overline{UB}/\overline{LB}$ and \overline{OE} .

3. Outputs configured in flow-through output mode: if outputs are in pipelined mode the data out will be delayed by one cycle.

4. ADS and REPEAT are independent of all other memory control signals including CE0, CE1 and UB/LB

5. The address counter advances if $\overline{\text{CNTEN}} = V_{\text{IL}}$ on the rising edge of CLK, regardless of all other memory control signals including $\overline{\text{CE}}_0$, CE₁, $\overline{\text{UB}}/\overline{\text{LB}}$.

6. When REPEAT is asserted, the counter will reset to the last valid address loaded via ADS. This value is not set at power-up: a known location should be loaded via ADS during initialization if desired. Any subsequent ADS access during operations will update the REPEAT address location.

7. The counter includes bank address and internal address. The counter will advance across bank boundaries. For example, if the counter is in Bank 0, at address FFFh, and is advanced one location, it will move to address 0h in Bank 1. By the same token, the counter at FFFh in Bank 63 will advance to 0h in Bank 0. Refer to Timing Waveform of Counter Repeat, page 17. Care should be taken during operation to avoid having both counters point to the same bank (i.e., ensure BAOL - BASL ≠ BAOR - BASR), as this condition will invalidate the access for both ports. Please refer to the functional description on page 18 for details.

5629 tbl 02

5629 tbl 03

ligh-Speed 256K x 18 Synchronous Bank-Switchable Dual-Port Static RAM

Industrial and Commercial Temperature Range

5629 tbl 05a

Recommended Operating Temperature and Supply Voltage⁽¹⁾

Grade	Ambient Temperature	GND	Vdd
Commercial	0°C to +70°C	0V	3.3V <u>+</u> 150mV
Industrial	-40°C to +85°C	0V	3.3V <u>+</u> 150mV

NOTE:

1. This is the parameter TA. This is the "instant on" case temperature.

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial	Unit
Vterm ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтд	Storage Temperature	-65 to +150	°C
Ιουτ	DC Output Current	50	mA

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VTERMmust not exceed VDD + 150mV for more than 25% of the cycle time or 4ns maximum, and is limited to ${\leq}20mA$ for the period of VTERM ${\geq}$ VDD + 150mV.

Recommended DC Operating Conditions with VDDQ at 2.5V

Symbol	Parameter	Min.	Тур.	Max.	Unit
VDD	Core Supply Voltage	3.15	3.3	3.45	V
VDDQ	I/O Supply Voltage ⁽³⁾	2.4	2.5	2.6	V
Vss	Ground	0	0	0	V
Vн	Input High Voltage (Address & Control Inputs)	1.7		V DDQ + 100m $V^{(2)}$	V
V⊪	Input High Voltage - I/O ⁽³⁾	1.7		$V_{DDQ} + 100 mV^{(2)}$	۷
VIL	Input Low Voltage	-0.3(1)		0.7	۷

NOTES:

5629 tbl 04

5629 tbl 06

1. Undershoot of $V_{IL\geq}$ -1.5V for pulse width less than 10ns is allowed.

2. VTERM must not exceed VDDQ + 100mV.

3. To select operation at 2.5V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to V L (0V), and V DDQX for that port must be supplied as indicated above.

Recommended DC Operating Conditions with VDDQ at 3.3V

		,			
Symbol	Parameter	Min.	Тур.	Max.	Unit
Vdd	Core Supply Voltage	3.15	3.3	3.45	V
VDDQ	I/O Supply Voltage ⁽³⁾	3.15	3.3	3.45	V
Vss	Ground	0	0	0	V
V⊪	Input High Voltage (Address & Control Inputs) ⁽³⁾	2.0	-	VDDQ + 150mV ⁽²⁾	V
V⊪	Input High Voltage - I/O ⁽³⁾	2.0	_	$V_{DDQ} + 150 mV^{(2)}$	V
VIL	Input Low Voltage	-0.3 ⁽¹⁾		0.8	V
				562	29 tbl 05b

NOTES:

1. Undershoot of VIL≥-1.5V for pulse width less than 10ns is allowed.

2. VTERM must not exceed VDDQ + 150mV.

 To select operation at 3.3V levels on the I/Os and controls of a given port, the OPT pin for that portmust be set to VIH (3.3V), and VDDOx for that portmust be supplied as indicated above.

High-Speed 256K x 18 Synchronous Bank-Switchable Dual-Port Static RAM

ndustrial and Commercial Temperature Rang

5629 tbl 08

Capacitance⁽¹⁾ (TA = +25°C, F = 1.0MHz) PQFP ONLY

<u> </u>	/			
Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
Ciℕ	Input Capacitance	VıN = 3dV	8	pF
Cout ⁽³⁾	Output Capacitance	Vout = 3dV	10.5	pF
				5629 tbl 07

NOTES:

1. These parameters are determined by device characterization, but are not production tested.

2. 3dV references the interpolated capacitance when the input and output switch from 0V to 3V

or from 3V to 0V.

3. Cout also references $C_{1/0}$.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ($V_{DD} = 3.3V \pm 150 \text{ mV}$)

			70V7	7319S	
Symbol	Parameter	Min.	Max.	Unit	
lu	Input Leakage Current ⁽¹⁾	VDDQ = Max., VIN = 0V to VDDQ		10	μA
ILO	Output Leakage Current ⁽¹⁾	\overline{CE}_{0} = VIH or CE1 = VIL, VOUT = 0V to VDDQ		10	μA
Vol (3.3V)	Output Low Voltage ⁽²⁾	IOL = +4mA, VDDQ = Min.		0.4	v
Vон (3.3V)	Output High Voltage ⁽²⁾	IOH = -4mA, VDDQ = Min.	2.4		V
Vol (2.5V)	Output Low Voltage ⁽²⁾	IOL = +2mA, VDDQ = Min.		0.4	v
Vон (2.5V)	Output High Voltage ⁽²⁾	IOH = -2mA, VDDQ = Min.	2.0		v

NOTES:

1. At $VDD \le 2.0V$ leakages are undefined.

2. VDDQ is selectable (3.3V/2.5V) via OPT pins. Refer to page 4 for details.

/07/319

h-Speed 256K x 18 Synchronous Bank-Switchable Dual-Port Static RAM Industrial and Commercial Temperature Ran

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽⁵⁾ (VDD = 3.3V ± 150mV)

						70V7319S200 ⁽⁷⁾ Com'l Only		9S166 ⁽⁶⁾ m'l Ind	70V7319S133 Com'l & Ind		
Symbol	Parameter	Test Condition	Versio	n	Typ. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Max.	Unit
IDD	Dynamic Operating	\overline{CE}_{L} and $\overline{CE}_{R=}$ VIL,	COM'L	s	815	950	675	790	550	645	mA
	Current (Both Ports Active)	Outputs Disabled, f = fMAX ⁽¹⁾	IND	S			675	830	550	675	
ISB1	Standby Current		COM'L	S	340	410	275	340	250	295	mA
	(Both Ports - TTL Level Inputs)	$f = fMAX^{(1)}$	IND	S			275	355	250	310	
ISB2	Standby Current	\overline{CE} "A" = VIL and \overline{CE} "B" = VIH ⁽³⁾	COM'L	S	690	770	515	640	460	520	mA
	(One Port - TTL Level Inputs)	Active Port Outputs Disabled, f=fMAX ⁽¹⁾	IND	S			515	660	460	545	
ISB3	Full Standby Current	Both Ports \overline{CE}_{L} and $\overline{CE}_{R} \ge VDDQ - 0.2V$,	COM'L	S	10	30	10	30	10	30	mA
	(Both Ports - CMOS Level Inputs)	$ \begin{array}{l} \text{VIN} \geq \text{VDDQ} \text{ - } 0.2\text{V} \text{ or } \text{VIN} \leq 0.2\text{V}, \\ \text{f} = 0^{(2)} \end{array} $	IND	s			10	40	10	40	
ISB4	Full Standby Current (One Port - CMOS	\overline{CE} "A" $\leq 0.2V$ and \overline{CE} "B" $\geq VDDQ - 0.2V^{(5)}$ VIN $\geq VDDQ - 0.2V$ or VIN $\leq 0.2V$,	COM'L	S	690	770	515	640	460	520	mA
	Level Inputs)	Active Port, Outputs Disabled, $f = fMAX^{(1)}$	IND	S			515	660	460	545	

NOTES:

1. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcvc, using "AC TEST CONDITIONS" at input levels of GND to 3V.

5629 tbl 09

2. f=0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.

3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

4. VDD = 3.3V, $TA = 25^{\circ}C$ for Typ, and are not production tested. IDDDC(f=0) = 120mA (Typ).

5. $\overline{CE}x = VIL \text{ means } \overline{CE}OX = VIL \text{ and } CE1X = VIH$

 $\overline{CE}x = VIH \text{ means } \overline{CE}_{0X} = VIH \text{ or } CE_{1X} = VIL$

 $\overline{CEx} \le 0.2V$ means $\overline{CE}_{0.2V} \le 0.2V$ and $CE_{1X} \ge V_{DDQ} - 0.2V$

 $\overline{CE}x \ge V \text{DDQ} - 0.2V \text{ means } \overline{CE} \text{Ox} \ge V \text{DDQ} - 0.2V \text{ or } CE1x \le 0.2V$

"X" represents "L" for left port or "R" for right port.

 $6. \ 166 MHz \ Industrial \ Temperature \ not \ available \ in \ BF-208 \ package.$

7. This speed grade available when $V_{DDQ} = 3.3$. V for a specific port (i.e., $OPTx = V_{H}$). This speed grade available in BC-256 package only.




Figure 3. Typical Output Derating (Lumped Capacitive Load).

70V7319

Speed 256K x 18 Synchronous Bank-Switchable Dual-Port Static RAM

Industrial and Commercial Temperature Ran

AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing)^(2,3) (V_{DD} = $3.3V \pm 150$ mV, T_A = 0° C to $+70^{\circ}$ C)

	and Write Cycle Timing) ^(2,3) (VDD = 3.3V ±		70V7319S200 ⁽⁵⁾ Com'l Only		70V7319S166 ^(3,4) Com'l & Ind		70V7319S133 ⁽³⁾ Com'l & Ind	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tCYC1	Clock Cycle Time (Flow-Through) ⁽¹⁾	15		20		25		ns
tCYC2	Clock Cycle Time (Pipelined) ⁽¹⁾	5		6		7.5		ns
tCH1	Clock High Time (Flow-Through) ⁽¹⁾	5		6		7		ns
tCL1	Clock Low Time (Flow-Through)(1)	5	_	6		7	_	ns
tCH2	Clock High Time (Pipelined) ⁽²⁾	2.0		2.1		2.6		ns
tCL2	Clock Low Time (Pipelined) ⁽¹⁾	2.0	—	2.1		2.6		ns
tR	Clock Rise Time	—	1.5		1.5	_	1.5	ns
tF	Clock Fall Time		1.5		1.5		1.5	ns
tSA	Address Setup Time	1.5		1.7		1.8		ns
tha	Address Hold Time	0.5		0.5		0.5		ns
tsc	Chip Enable Setup Time	1.5	_	1.7		1.8	_	ns
thc	Chip Enable Hold Time	0.5		0.5		0.5		ns
tsв	Byte Enable Setup Time	1.5	_	1.7		1.8		ns
tнв	Byte Enable Hold Time	0.5		0.5		0.5	_	ns
tsw	R/W Setup Time	1.5	_	1.7		1.8	_	ns
tHW	R/W Hold Time	0.5		0.5		0.5	_	ns
tSD	Input Data Setup Time	1.5	-	1.7		1.8	_	ns
thd	Input Data Hold Time	0.5	_	0.5		0.5	_	ns
tSAD	ADS Setup Time	1.5	-	1.7		1.8	_	ns
thad	ADS Hold Time	0.5		0.5		0.5		ns
tSCN	CNTEN Setup Time	1.5		1.7		1.8		ns
thon	CNTEN Hold Time	0.5		0.5		0.5		ns
t SRPT	REPEAT Setup Time	1.5	—	1.7		1.8	—	ns
thrpt	REPEAT Hold Time	0.5		0.5		0.5		ns
tOE	Output Enable to Data Valid		4.0		4.0		4.2	ns
toLZ	Output Enable to Output Low-Z	0.5		0.5		0.5		ns
toнz	Output Enable to Output High-Z	1	3.4	1	3.6	1	4.2	ns
tCD1	Clock to Data Valid (Flow-Through) ⁽¹⁾		10		12		15	ns
tCD2	Clock to Data Valid (Pipelined) ⁽¹⁾		3.4		3.6		4.2	ns
tDC	Data Output Hold After Clock High	1		1	_	1	_	ns
tскнz	Clock High to Output High-Z	1	3.4	1	3.6	1	4.2	ns
tCKLZ	Clock High to Output Low-Z	0.5	_	0.5		0.5		ns
Port-to-Port D	- Delay	•	-	-	-	-	-	
tco	Clock-to-Clock Offset	5.0		6.0		7.5		ns

NOTES:

1. The Pipelined output parameters (tcvc2, tcb2) apply to either or both left and right ports when \overline{FT} /PIPEx = VIH. Flow-through parameters (tcvc1, tcb1) apply when \overline{FT} /PIPEx = VIL for that port.

2. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (\overline{OE}) and \overline{FT} /PIPEx. \overline{FT} /PIPEx should be treated as a DC signal, i.e. steady state during operation.


 $3. These values are valid for either level of V_{DDO} (3.3V/2.5V). See page 4 for details on selecting the desired operating voltage levels for each port.$

4. 166MHz Industrial Temperature not available in BF-208 package.


5. This speed grade available when $V_{DDQ} = 3.3V$ for a specific port (i.e., OPTx = ViH). This speed grade available in BC-256 package only.


igh-Speed 256K x 18 Synchronous Bank-Switchable Dual-Port Static RAM

Timing Waveform of Read Cycle for Pipelined Operation (ADS Operation) $(PL/FT'X' = VIH)^{(2)}$



Industrial and Commercial Temperature Ra






NOTES:

 $1. \quad \overline{OE} is a synchronously controlled; all other inputs are synchronous to the rising clock edge.$


- 2. $\overline{ADS} = VIL, \overline{CNTEN} \text{ and } \overline{REPEAT} = VIH.$
- 3. The output is disabled (High-Impedance state) by $\overline{CE}_0 = V_{IH}$, $CE_1 = V_{IL}$, $\overline{UB}/\overline{LB} = V_{IH}$ following the next rising edge of the clock. Refer to Truth Table 1.
- 4. Addresses do not have to be accessed sequentially since $\overline{ADS} = VIL$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.

5. If $\overline{UB}/\overline{LB}$ was HIGH, then the appropriate Byte of DATAOUT for Qn + 2 would be disabled (High-Impedance state).

6. "x" denotes Left or Right port. The diagram is with respect to that port.



Timing Waveform of a Multi-Device Flow -Through Read^(1,2)



NOTES:

1. B1 Represents Device #1; B2 Represents Device #2. Each Device consists of one IDT70V7319 for this waveform,


and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.

2. $\overline{UB}/\overline{LB}$, \overline{OE} , and $\overline{ADS} = V_{IL}$; $CE_{1(B1)}$, $CE_{1(B2)}$, R/\overline{W} , \overline{CNTEN} , and $\overline{REPEAT} = V_{IH}$.



ligh-Speed 256K x 18 Synchronous Bank-Switchable Dual-Port Static RAM Industrial and Commercial Temperature Ra

Timing Waveform of Port A Write to Pipelined Port B Read^(1,2,4)




NOTES:

1. \overline{CE}_0 , \overline{BE}_n , and $\overline{ADS} = VIL$; CE_1 , \overline{CNTEN} , and $\overline{REPEAT} = VIH$.

2. $\overline{OE} = V_{IL}$ for the Right Port, which is being read from. $\overline{OE} = V_{IH}$ for the Left Port, which is being written to.

3. If tco < minimum specified, then operations from both ports are INVALID. If tco ≥ minimum, then data from Port "B" read is available on first Port "B" clock cycle (ie, time from write to valid read on opposite port will be tco + tcyc2 + tcb2).

4. All timing is the same for both left and right ports. Port "A" may be either left or right port. Port "B" is the opposite of Port "A".



Timing Waveform with Port-to-Port Flow -Through Read^(1,2,4)

NOTES:

1. \overline{CE}_{0} , \overline{BE}_{n} , and $\overline{ADS} = VIL$; CE1, \overline{CNTEN} , and $\overline{REPEAT} = VIH$.


2. $\overline{OE} = V_{IL}$ for the Right Port, which is being read from. $\overline{OE} = V_{IH}$ for the Left Port, which is being written to.

3. If tco<minimum specified, then operations from both ports are INVALID. If tco>minimum, then data from Port "B" read is available on first Port "B" clock cycle (i.e., time from write to valid read on opposite port will be tco+tcD1).

4. All timing is the same for both left and right ports. Port "A" may be either left or right port. Port "B" is the opposite of Port "A".



Synchronous Bank-Switchable Dual-Port Static RAM Industrial and Commercial Temperature Ran



NOTES:


1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.

2. CEo, UB/LB, and ADS = VIL; CE1, CNTEN, and REPEAT = VIH. "NOP" is "No Operation".

3. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers

are for reference use only. 4. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be rewritten to guarantee data integrity.

Timing Waveform of Pipelined Read-to-Write-to-Read (**OE** Controlled)⁽²⁾



NOTES:

Output state (High, Low, or High-impedance) is determined by the previous cycle control signals. 1.

 \overline{CE}_0 , $\overline{UB}/\overline{LB}$, and $\overline{ADS} = VIL$; CE1, \overline{CNTEN} , and $\overline{REPEAT} = VIH$. 2.

Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference 3. useonly


4 This timing does not meet requirements for fastest speed grade. This waveform indicates how logically it could be done if timing so allows.




High-Speed 256K x 18 Synchronous Bank-Switchable Dual-Port Static RAM Indu

Industrial and Commercial Temperature Rang

Timing Waveform of Flow-Through Read-to-Write-to-Read ($\overline{OE} = VIL$)⁽²⁾



Timing Waveform of Flow -Through Read-to-Write-to-Read (**OE** Controlled)⁽²⁾



NOTES:

1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.

2. \overline{CE}_0 , $\overline{UB}/\overline{LB}$, and $\overline{ADS} = VIL$; CE1, \overline{CNTEN} , and $\overline{REPEAT} = VIH$.


Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for
reference use only.

4. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be rewritten to guarantee data integrity.




igh-Speed 256K x 18 Synchronous Bank-Switchable Dual-Port Static RAM Industrial and Commercial Temperature Rang

Timing Waveform of Pipelined Read with Address Counter Advance⁽¹⁾



Timing Waveform of Flow -Through Read with Address Counter Advance⁽¹⁾



NOTES:


1. $\overline{CE}_{0}, \overline{OE}, \overline{UB}/\overline{LB} = V_{IL}; CE_{1}, R/\overline{W}, and \overline{REPEAT} = V_{IH}.$

2. If there is no address change via $\overline{ADS} = VIL$ (loading a new address) or $\overline{CNTEN} = VIL$ (advancing the address), i.e. $\overline{ADS} = VIH$ and $\overline{CNTEN} = VIH$, then the data output remains constant for subsequent clocks.




igh-Speed 256K x 18 Synchronous Bank-Switchable Dual-Port Static RAM Industrial and Commercial Temperature Rai

Timing Waveform of Write with Address Counter Advance (Flow -through or Pipelined Inputs)^(1,6)



Timing Waveform of Counter Repeat for Flow Through Mode^(2,6,7)



NOTES:

- 1. $\overline{CE}_0, \overline{UB}/\overline{LB}, \text{ and } R/\overline{W} = V_{1L}; CE_1 \text{ and } \overline{REPEAT} = V_{1H}.$
- 2. $\overline{CE}_{0}, \overline{UB}/\overline{LB} = V_{1L}; CE_{1} = V_{1H}.$
- 3. The "Internal Address" is equal to the "External Address" when ADS = VIL and equals the counter output when ADS = VIH.
- 4. No dead cycle exists during REPEAT operation. A READ or WRITE cycle may be coincidental with the counter REPEAT cycle: Address loaded by last valid ADS load will be accessed. For more information on REPEAT function refer to Truth Table II.
- 5. CINTEN = VIL advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1' Address is written to during this cycle.
- 6. The counter includes bank address and internal address. The counter will advance across bank boundaries. For example, if the counter is in Bank 0, at address FFFh, and is advanced one location, it will move to address 0h in Bank 1. By the same token, the counter at FFFh in Bank 63 will advance to 0h in Bank 0.
- 7. For Pipelined Mode user should add 1 cycle latency for outputs as per timing waveform of read cycle for pipelined operations.

ligh-Speed 256K x 18 Synchronous Bank-Switchable Dual-Port Static RAM

Functional Description

The IDT70V7319 is a high-speed 256Kx18 (4 Mbit) synchronous Bank-Switchable Dual-Ported SRAM organized into 64 independent 4Kx18 banks. Based on a standard SRAM core instead of a traditional true dual-port memory core, this bank-switchable device offers the benefits of increased density and lower cost-per-bit while retaining many of the features of true dual-ports. These features include simultaneous, random access to the shared array, separate clocks per port, 166 MHz operating speed, full-boundary counters, and pinouts compatible with the IDT70V3319 (256Kx18) dual-port family.

The two ports are permitted independent, simultaneous access into separate banks within the shared array. Access by the ports into specific banks are controlled by the bank address pins under the user's direct control: each port can access any bank of memory with the shared array that is not currently being accessed by the opposite port (i.e., BAOL - BA5L \neq BAOR - BA5R). In the event that both ports try to access the same bank at the same time, neither access will be valid, and data at the two specific addresses targeted by the ports within that bank may be corrupted (in the case that either or both ports are writing) or may result in invalid output (in the case that both ports are trying to read).

The IDT70V7319 provides a true synchronous Dual-Port Static RAM

interface. Registered inputs provide minimal setup and hold times on address, data and all critical control inputs.

Industrial and Commercial Temperature Ran


An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

A HIGH on CE₀ or a LOW on CE₁ for one clock cycle will power down the internal circuitry on each port (individually controlled) to reduce static power consumption. Dual chip enables allow easier banking of multiple IDT70V7319s for depth expansion configurations. Two cycles are required with \overline{CE}_0 LOW and CE₁ HIGH to read valid data on the outputs.

Depth and Width Expansion

The IDT70V7319 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The IDT70V7319 can also be used in applications requiring expanded width, as indicated in Figure 4. Through combining the control signals, the devices can be grouped as necessary to accommodate applications needing 36-bits or wider.




NOTE:

 In the case of depth expansion, the additional address pin logically serves as an extension of the bank address. Accesses by the ports into specific banks are controlled by the bank address pins under the user's direct control: each port can access any bank of memory within the shared array that is not currently being accessed by the opposite port (i.e., BA₀L -BA₀L ≠ BA₀R - BA₀R). In the event that both ports try to access the same bank at the same time, neither access will be valid, and data at the two specific addresses targeted by the parts within that bank may be corrupted (in the case that either or both parts are writing) or may result in invalid output (in the case that both ports are trying to read). High-Speed 256K x 18 Synchronous Bank-Switchable Dual-Port Static RAM

ndustrial and Commercial Temperature Range

JTAG Timing Specifications



NOTES:

1. Device inputs = All device inputs except TDI, TMS, TRST, and TCK.

2. Device outputs = All device outputs except TDO.

		70V7319		
Symbol	Parameter	Min.	Max.	Units
tJCYC	JTAG Clock Input Period	100		ns
tлсн	JTAG Clock HIGH	40		ns
tJCL	JTAG Clock Low	40		ns
tJR	JTAG Clock Rise Time		3(1)	ns
tJF	JTAG Clock Fall Time		3 ⁽¹⁾	ns
IJRST	JTAG Reset	50		ns
turs r	JTAG Reset Recovery	50		ns
tuco	JTAG Data Output		25	ns
tudo	JTAG Data Output Hold	0		ns
tus	JTAG Setup	15		ns
tıн	JTAG Hold	15		ns

JTAG AC Electrical Characteristics^(1,2,3,4)

NOTES:

1. Guaranteed by design.

 $2. \quad 30 pF \mbox{ loading on external output signals. }$

 $3. \hspace{0.1in} \text{Refer to AC Electrical Test Conditions stated earlier in this document.}$

4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.

5629 tbl 12

70V73195

igh-Speed 256K x 18 Synchronous Bank-Switchable Dual-Port Static RAM

Industrial and Commercial Temperature Rang

Identification Register Definitions

Instruction Field	Value	Description
Revision Number (31:28)	0x0	Reserved for version number
IDT Device ID (27:12)	0x309	Defines IDT part number
IDT JEDEC ID (11:1)	0x33	Allows unique identification of device vendor as IDT
ID Register Indicator Bit (Bit 0)	1	Indicates the presence of an ID register

5629 tbl 13

5629 tbl 15

Scan Register Sizes

Register Name	Bit Size
Instruction (IR)	4
Bypass (BYR)	1
Identification (IDR)	32
Boundary Scan (BSR)	Note (3)

5629 tbl 14

System Interface Parameters

Instruction	Code	Description
EXTEST	0000	Forces contents of the boundary scan cells onto the device outputs ⁽¹⁾ . Places the boundary scan register (BSR) between TDI and TDO.
BYPASS	1111	Places the bypass register (BYR) between TDI and TDO.
IDCODE	0010	Loads the ID register (IDR) with the vendor ID code and places the register between TDI and TDO.
HIGHZ	0100	Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state.
CLAMP	0011	Uses BYR. Forces contents of the boundary scan cells onto the device outputs. Places the bypass register (BYR) between TDI and TDO.
SAMPLE/PRELOAD	0001	Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs ⁽²⁾ and outputs ⁽¹⁾ to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI.
RESERVED	All other codes	Several combinations are reserved. Do not use codes other than those identified above.

NOTES:

1. Device outputs = All device outputs except TDO.


2. Device inputs = All device inputs except TDI, TMS, TRST, and TCK.

3. The Boundary Scan Descriptive Language (BSDL) file for this device is available on the IDT website (www.idt.com), or by contacting your local IDT sales representative.

High-Speed 256K x 18 Synchronous Bank-Switchable Dual-Port Static RAM

Industrial and Commercial Temperature Rang

Ordering Information



NOTES:

 Contact your local sales office for industrial temp range for other speeds, packages and powers. Note that information regarding recently obsoleted parts are included in this datasheet for customer convenience.

Speed (MHz)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
133	70V7319S133BC	BC256	CABGA	С
	70V7319S133BC8	BC256	CABGA	С
	70V7319S133BF	BF208	CABGA	С
	70V7319S133BF8	BF208	CABGA	С
	70V7319S133BFI	BF208	CABGA	Ι
	70V7319S133BFI8	BF208	CABGA	Ι
166	70V7319S166BC	BC256	CABGA	С
	70V7319S166BC8	BC256	CABGA	С
	70V7319S166BF	BF208	CABGA	С
	70V7319S166BF8	BF208	CABGA	С
200	70V7319S200BC	BC256	CABGA	С
	70V7319S200BC8	BC256	CABGA	С

Orderable Part Information

^{1.} Available in BC-256 package only.

70V7319S High-Speed 256K x 18 Synchronous Bank-Switchable Dual-Port Static RAM Industrial and Commercial Temperature Ranges

Datasheet Document History

rades in the AC

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners. **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <u>www.renesas.com/contact/</u>