

3.2Gbps 2 Differential Channel Serial Re-driver with Equalization, Squelch and Flow-Through Pinout

Features

- SATA s/m output drive
- Two 3.2Gbps differential channels
- · Adjustable Receiver Equalization
- 100-Ohm Differential CML I/O's
- Input signal level detect and squelch for each channel
- Low Power (100mW per Channel)
- Stand-by Mode Power Down State
- V_{CC} Operating Range: 1.5V to 1.8V
- Packaging (Pb-free & Green):
 - 20-lead SSOP

Description


Pericom Semiconductor's PI2EQX3211B is a low power, signal re-driver. The device provides programmable equalization, by using 2 select bits, EQA and EQB, to optimize performance over a variety of physical mediums by reducing Inter-Symbol Interference. PI2EQX3211B supports two 100-Ohm Differential CML data I/O's between the Protocol ASIC to a switch fabric, across a backplane, or to extend the signals across other distant data pathways on the user's platform.

The integrated equalization circuitry provides flexibility with signal integrity of the signal before the re-driver. Whereas the integrated de-emphasis circuitry provides flexibility with signal integrity of the signal after the re-driver.


A low-level input signal detection and output squelch function is provided for each channel. Each channel operates fully independantly. When the channels are enabled (EN=1) and operating, that channels input signal level (on xI+/-) determines whether the output is enabled. If the input level of the channel falls below the active threshold level (Vth-) then the outputs are driven to the common mode voltage.

In addition to providing signal re-conditioning, Pericom's PI2EQX3211B also provides power management Stand-by mode operated by the Enable pin.

Block Diagram



Pin Description



08-0113 PS8901B 05/16/08



Pin Description

Pin #	Pin Name	I/O	Description	
3	AI+	Ι	Positive CML Input Channel A with internal 50Ω pull down	
4	AI-	I	Negative CML Input Channel A with internal 50Ω pull down	
18	AO+	О	Positive CML Output Channel A with internal 50Ω pull up to VDD during normal operation and $2k\Omega$ when EN=0. Drives to output common mode voltage when input is $<$ V _{TH} .	
17	AO-	О	Negative CML Output Channel A with internal 50Ω pull up to VDD during normal operation and $2k\Omega$ when EN=0. Drives to output common mode voltage when input is $<$ V _{TH} .	
14	BI+	I	Positive CML Input Channel B with internal 50Ω pull down	
13	BI-	I	Negative CML Input Channel B with internal 50Ω pull down	
7	BO+	О	Positive CML Output Channel B with internal 50Ω pull up to VDD during norm operation and $2k\Omega$ when EN=0. Drives to output common mode voltage when input is $<$ V _{TH} .	
8	ВО-	О	Negative CMLOutput Channel B with internal 50Ω pull up to VDD during normal operation and $2k\Omega$ when EN=0. Drives to output common mode voltage when input is $<$ V _{TH}	
20	EN	I	EN is the enable pin. A LVCMOS high provides normal operation. A LVCMOS low selects a low power down mode.	
5, 9, 12, 16	GND	PWR	Supply Ground	
1	EQA	I	Selection pins for equalizer (see Equalizer Selection Table) $w/50K\Omega$ internal pull up	
10	EQB	I		
2, 6, 11, 15, 19	$V_{ m DD}$	PWR	Supply Voltage, 1.5V to 1.8V (±0.1V)	

Equalizer Selection

EQx	Compliance Channel
0	[0:2.5dB] @ 1.6 GHz
1	[4.5:6.5dB] @ 1.6 GHz



Maximum Ratings

(Above which useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-65°C to +150°C
Supply Voltage to Ground Potential	-0.5V to +2.5V
DC SIG Voltage	0.5V to V _{CC} +0.5V
Current Output	25mA to +25mA
Power Dissipation Continous	500mW
Operating Temperature	0 to +70°C

Note:

Stresses greater than those listed under MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

AC/DC Electrical Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	
Ps	Supply Power	EN = LVCMOS Low			0.1	W	
		EN = LVCMOS High			0.3		
	Latency	From input to output		2.0		ns	
CML Receive	r Input						
V _{RX-DIFFP-P}	Differential Input Peak-to- peak Voltage		0.200			V	
V _{RX-CM-ACP}	AC Peak Common Mode Input Voltage				150	mV	
V _{TH-SD}	Signal Detect Threshold	EN = High	50		200	1	
Z _{RX-DIFF-DC}	DC Differential Input Impedance		80	100	120	Ω	
Z _{RX-DC}	DC Input Impedance		40	50	60		
Equalization							
J_{RS}	Residual Jitter ^(1,2)	Total Jitter			0.3	Ulp-p	
		Deterministic jitter			0.2		
J_{RM}	Random Jitter ^(1,2)			1.5		psrms	

Notes

- 1. K28.7 pattern is applied differentially at point A as shown in Figure 1.
- 2. Total jitter does not include the signal source jitter. Total jitter $(TJ) = (14.1 \times RJ + DJ)$ where RJ is random RMS jitter and DJ is maximum deterministic jitter. Signal source is a $K28.5 \pm pattern$ (00 1111 1010 11 0000 0101) for the deterministic jitter test and K28.7 (0011111000) or equivalent for random jitter test. Residual jitter is that which remains after equalizing media-induced losses of the environment of Figure 1 or its equivalent. The deterministic jitter at point B must be from media-induced loss, and not from clock source modulation. Jitter is measured at 0V at point C of Figure 1.

08-0113 PS8901B 05/16/08






Figure 1. Test Condition Referenced in the Electrical Characteristic Table

AC/DC Electrical Characteristics


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units	
CML Transmitt	er Output (100Ω differential)						
V _{DIFFP}	Output Voltage Swing	Differential Swing V _{TX-D+} - V _{TX-D-}	200		375	mVp-p	
V _{TX-DIFFP-P}	Differential Peak-to-peak Ouput Voltage	$V_{\text{TX-DIFFP-P}} = 2 * V_{\text{TX-D+}} - V_{\text{TX-D-}} $	400		750	mV	
V _{TX-C} (2)	Common-Mode Voltage	$ V_{TX-D+} + V_{TX-D-} / 2$		V _{DD} - 0.3		V	
t _F , t _R	Transition Time	20% to 80% ⁽¹⁾			150	ps	
Z _{OUT}	Output resistance	Single ended	40	50	60	Ω	
Z _{TX-DIFF-DC}	DC Differential TX Impedance		80	100	120	Ω	
C_{TX}	AC Coupling Capacitor		0.3	4.7	12	nF	
LVCMOS Cont	rol Pins						
V _{IH}	Input High Voltage		0.65 × V _{DD}			17	
V _{IL}	Input Low Voltage				$0.35 \times V_{DD}$	V	
I _{IH}	Input High Current				250	A	
I_{IL}	Input Low Current				500	μΑ	

Note:

- 1. Using K28.7 (0011111000) pattern).
- 2. The parameter is determined by device characterization, and is not production tested



Packaging Mechanical: 20-lead SSOP (H20)



Ordering Information

Ordering Number	Package Code	Package Description
PI2EQX3211BHE	Н	Pb-Free and Green 20-lead SSOP

Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- E = Pb-free and Green
- X suffix = Tape/Reel

Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com