

Sample &

Buv





TPS7B4250-Q1

SLVSCA0C-OCTOBER 2013-REVISED SEPTEMBER 2016

Support &

Community

20

TPS7B4250-Q1 50-mA 40-V Voltage-Tracking LDO With 5-mV Tracking Tolerance


Technical

Documents

1 Features

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results
 - Device Temperature Grade 1: –40°C to 125°C Ambient Operating Temperature Range
 - Device HBM ESD Classification Level 3A
 - Device CDM ESD Classification Level C6
- –20-V to 45-V Wide, Maximum Input Voltage Range
- Output Current, 50 mA
- Very-Low Output-Tracking Tolerance, 5 mV (max)
- 150-mV Low Dropout Voltage When $I_{OUT} = 10 \text{ mA}$
- Combined Reference and Enable Input
- 40-µA Low Quiescent Current at Light Load
- Extreme, Wide ESR Range.
 - Stable with 1- μ F to 50- μ F Ceramic Output Capacitor, ESR 1 m Ω to 20 Ω
- Reverse Polarity Protection
- Overtemperature Protection
- · Output Short-Circuit Proof to Ground and Supply
- SOT-23 Package

Output Equal to Reference Voltage



2 Applications

Tools &

Software

- Off-board Sensor Supply
- High-Precision Voltage Tracking

3 Description

The TPS7B4250-Q1 device is a monolithic, integrated low-dropout voltage tracker. The device is available in a SOT-23 package. The TPS7B4250-Q1 device is designed to supply off-board sensors in an automotive environment. The IC has integrated protection for overload, over temperature, reverse polarity, and output short-circuit to the battery and ground.

A reference voltage applied at the adjust-input pin, ADJ, regulates supply voltages up to $V_{IN} = 45$ V with high accuracy and loads up to 50 mA.


By setting the adjust/enable input pin, ADJ/EN, to low, the TPS7B4250-Q1 device switches to standby mode which reduces the quiescent current to the minimum value.

Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
|--------------|------------|-------------------|
| TPS7B4250-Q1 | SOT-23 (5) | 2.90 mm × 1.60 mm |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Output Lower than Reference Voltage



Product Folder Links: TPS7B4250-Q1

Table of Contents

0

| 1 | Fea | tures 1 |
|---|------|-----------------------------------|
| 2 | Арр | lications 1 |
| 3 | Des | cription1 |
| 4 | Rev | ision History 2 |
| 5 | Pin | Configuration and Functions 4 |
| 6 | Spe | cifications5 |
| | 6.1 | Absolute Maximum Ratings 5 |
| | 6.2 | ESD Ratings5 |
| | 6.3 | Recommended Operating Conditions5 |
| | 6.4 | Thermal Information 5 |
| | 6.5 | Electrical Characteristics6 |
| | 6.6 | Typical Characteristics 7 |
| 7 | Deta | ailed Description |
| | 7.1 | Overview |
| | 7.2 | Functional Block Diagram 9 |
| | 7.3 | Feature Description9 |
| | 7.4 | Device Functional Modes 11 |
| | | |

| 8 | App | lication and Implementation 1 | 2 |
|----|------|---|---|
| | 8.1 | Application Information 1 | 2 |
| | 8.2 | Typical Application 1 | 2 |
| 9 | Pow | er Supply Recommendations1 | 3 |
| 10 | Lay | out1 | 4 |
| | 10.1 | Layout Guidelines 1 | 4 |
| | 10.2 | Layout Example 1 | 4 |
| | 10.3 | | |
| 11 | Dev | ice and Documentation Support1 | 6 |
| | 11.1 | Device Support 1 | 6 |
| | 11.2 | Documentation Support 1 | 6 |
| | 11.3 | Receiving Notification of Documentation Updates 1 | 6 |
| | 11.4 | Community Resource 1 | 6 |
| | 11.5 | Trademarks 1 | 6 |
| | 11.6 | Electrostatic Discharge Caution 1 | 6 |
| | 11.7 | Glossary 1 | 6 |
| 12 | Mec | hanical, Packaging, and Orderable | |
| | Info | rmation 1 | 6 |
| | | | |

4 Revision History

2

Submit Documentation Feedback

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (July 2015) to Revision C

| • | Changed the title of the data sheet | . 1 |
|---|---|-----|
| • | Added the Device Support and Receiving Notification of Documentation Updates sections | 16 |

Changes from Revision A (November 2013) to Revision B

| • | Changed HBM ESD Classification level from 2 to 3A | 1 |
|---|--|-----|
| • | Changed CDM ESD Classification level from C4 to C6 | 1 |
| • | Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section | . 1 |
| • | Deleted the transient current and 107-pF capacitor for HBM table notes from the ESD Ratings table | 5 |
| • | Changed input voltage symbol from V_{IN} to V_I for the $\Delta V_{O(\Delta VI)}$ and $V_{dropout}$ parameters and the output voltage symbol from V_{OUT} to V_O for the I_L parameter in the Electrical Characteristics table | 6 |
| • | Added Io and Co to the PSRR test condition in the <i>Electrical Characteristics</i> table | 6 |
| • | Changed the max value for $V_{dropout}$ where $I_0 = 10$ mA from 250 to 265 in the <i>Electrical Characteristics</i> table | 6 |
| • | Deleted the V _{ADJ} = 5 V condition for the Ground current vs Temperature graph and changed the legend | 7 |
| • | Changed the y axis units from mV to mA in the Current-limit vs Temperature graph | 7 |
| • | Added the V _{ADJ} condition statement to the Input Voltage vs Output Voltage graph and changed the y-axis from I _O to V _O | 7 |
| • | Changed the title of Figure 8 from Input Voltage vs Output Voltage to Reference Voltage vs Output Voltage, and changed the y-axis from I_0 to V_0 . Also added the V_1 condition statement to the graph | 7 |
| • | Changed the second y axis from I _o to V _I and removed the units in the Line Transient | 7 |
| • | Deleted the units from the second y axis in the Load Transient | 7 |
| • | Added the V _{ADJ} condition statement to the Power-supply Rejection Ratio vs Frequency graph | 8 |
| • | Added resistor-divider values to the Tracking LDO With Enable Circuit figure | 11 |



www.ti.com

Page

Page



Changes from Original (October 2013) to Revision A


Page

| | | - |
|---|--|-----|
| • | Changed CDM ESD Classification level from C3B to C4 throughout document | . 1 |
| • | Changed V _{OUT} min value from –0.3 to –1 in the Absolute Maximum Ratings table | . 5 |
| • | Added transient current flow to ESD rating in the Absolute Maximum Ratings table | . 5 |
| • | Changed HBM absolute maximum rating from 2 kV to 4 kV | . 5 |
| • | Deleted relevant ESR value from Recommended Operating Conditions table | . 5 |
| • | Added grater-than-or-equal-to (≥) value to V _{ADJ/EN} in condition statement of the <i>Electrical Characteristics</i> table | . 6 |
| • | Added $V_{ADJ} = 1.5$ V to both test conditions for V_{UVLO} parameter in the <i>Electrical Characteristics</i> table | . 6 |
| • | Changed max value for load regulation parameter from 3 to 4 in the Electrical Characteristics table | . 6 |
| • | Changed max value for the current consumption test condition where $I_0 = 0.5$ mA from 80 to 90 in the <i>Electrical</i> | 6 |
| | Characteristics table | . 0 |
| • | Added the Detailed Description section | . 9 |
| • | Added the TPS7B4250 block diagram | . 9 |
| | | |

TEXAS INSTRUMENTS

www.ti.com

5 Pin Configuration and Functions



Pin Functions

| PIN | | ТҮРЕ | DESCRIPTION | | |
|--|-----|--|--|--|--|
| NAME | NO. | TIPE | DESCRIPTION | | |
| AD I/FN 1 enables the device. Connected the voltage reference directly or with a voltage divider for | | This pin connects to the reference voltage. A low signal disables the IC and a high signal enables the device. Connected the voltage reference directly or with a voltage divider for lower output voltages. To compensate for line influences, TI recommends to place a capacitor close to the IC pins. | | | |
| GND | 2 | G | rnally connected to pin 5 | | |
| GND | 5 | G | Internally connected to pin 2 | | |
| V _{IN} | 3 | I | This pin is the device supply. To compensate for line influences, TI recommends to place a capacitor close to the IC pins. | | |
| V _{OUT} 4 O V _{OUT} is an external capacitor that is required between V _{OUT} and GND with respect to capacitance and ESR requirements given in the <i>Recommended Operating Conditions</i> | | V_{OUT} is an external capacitor that is required between V_{OUT} and GND with respect to the capacitance and ESR requirements given in the <i>Recommended Operating Conditions</i> . | | | |



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | MIN | MAX | UNIT |
|---|------|-----|------|
| Input voltage, unregulated input, V _{IN} ⁽²⁾⁽³⁾ | -20 | 45 | V |
| Output voltage, regulated output, V _{OUT} | -1 | 22 | V |
| Adjust input and enable input voltage, ADJ/EN ⁽²⁾⁽³⁾ | -0.3 | 22 | V |
| ADJ Voltage minus input voltage (ADJ– V_{IN}), $V_{IN} > 0 V$ | | 7 | V |
| Operating junction temperature, T _J | -40 | 150 | °C |
| Storage temperature, T _{stg} | -65 | 150 | °C |

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to ground, GND.

(3) Absolute maximum voltage.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|------------------|--|---|-------|------|
| | | Human-body model (HBM), per AEC Q100-002 ⁽¹⁾ | ±4000 | |
| V _{(ES} | V _(ESD) Electrostatic discharge | Charged-device model (CDM), per AEC Q100-011 | ±1000 | v |

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | MIN | MAX | UNIT |
|---------------------|--|-------|-----|------|
| V _{IN} | Unregulated input | 4 | 40 | V |
| V _{OUT} | regulated output | 1.5 | 18 | V |
| ADJ/EN | Adjust input and enable input voltage | 1.5 | 18 | V |
| ADJ–V _{IN} | ADJ voltage minus input voltage | | 5 | V |
| C _{OUT} | Output capacitor requirements ⁽²⁾ | 1 | 50 | μF |
| ESR _{COUT} | Output ESR requirements | 0.001 | 20 | Ω |
| TJ | Operating junction temperature | -40 | 150 | °C |

(1) Within the functional range, the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

(2) The minimum output capacitance requirement is applicable for a worst-case capacitance tolerance of 30%.

6.4 Thermal Information

| | | TPS7B4250-Q1 | |
|-----------------------|--|--------------|------|
| | THERMAL METRIC ⁽¹⁾⁽²⁾ | DBV (SOT-23) | UNIT |
| | | 5 PINS | |
| R_{\thetaJA} | Junction-to-ambient thermal resistance | 171.7 | °C/W |
| R _{0JC(top)} | Junction-to-case (top) thermal resistance | 81.1 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 31.7 | °C/W |
| ΨJT | Junction-to-top characterization parameter | 4.5 | °C/W |
| Ψјв | Junction-to-board characterization parameter | 31.2 | °C/W |
| R _{0JC(bot)} | Junction-to-case (bottom) thermal resistance | N/A | °C/W |

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report (SPRA953).

(2) The thermal data is based on the JEDEC standard high K profile, JESD 51-7. Two-signal, two-plane, four-layer board with 2-oz. copper. The copper pad is soldered to the thermal land pattern. Also, correct attachment procedure must be incorporated.

SLVSCA0C-OCTOBER 2013-REVISED SEPTEMBER 2016

www.ti.com

STRUMENTS

EXAS

6.5 Electrical Characteristics

 $V_I = 13.5 \text{ V}, 18 \text{ V} \ge V_{\text{ADJ/EN}} \ge 1.5 \text{ V}, T_J = -40^{\circ}\text{C}$ to 150°C unless otherwise stated


| | PARAMETER | TEST CONDITIONS | MIN | ТҮР | MAX | UNIT |
|---------------------------|--|---|------|-----|------|------|
| V | V undervoltage detection | Ramp up V _I until the output turns on, $V_{ADJ} = 1.5 V$ | 3.65 | | | V |
| V _{UVLO} | V _{IN} undervoltage detection | Ramp down V _I until the output turns off, V_{ADJ} = 1.5 V | | | 3 | v |
| | | I_O = 100 μA to 1 mA, V_I = 4 V to 40 V, 1.5 V < V_{ADJ} < V_I – 0.3 V | -4 | | 4 | |
| ΔV _O | Output-voltage tracking accuracy | I_{O} = 1 mA to 50 mA, V_{I} = 4 V to 40 V, 1.5 V < V_{ADJ} < V_{I} – 1.5 V | -5 | | 5 | mV |
| $\Delta V_{O(\Delta IL)}$ | Load regulation steady-state | $I_0 = 1 \text{ mA to } 30 \text{ mA}$ | | | 4 | mV |
| ΔV _{O(ΔVI)} | Line regulation steady-state | $I_0 = 10 \text{ mA}, V_1 = 6 \text{ V to } 40 \text{ V}$ | | | 3 | mV |
| PSRR | Power-supply ripple rejection | Frequency = 100 Hz, V_{rip} = 0.5 $V_{PP},\ I_O$ = 5 mA, C_O = 2.2 μF | | 60 | | dB |
| | $_{ut}$ Dropout voltage, $V_{dropout} = V_I - V_Q$ | $I_0 = 10 \text{ mA}, V_1 \ge 4 V^{(1)}$ | | 150 | 265 | mV |
| V _{dropout} | | $I_0 = 50 \text{ mA}, V_1 \ge 4 V^{(1)}$ | | 550 | 1000 | |
| IL. | Output-current limitation | V _O short to GND | 100 | | 500 | mA |
| I _R | Reverse current at VIN | $V_I = 0 V, V_O = 20 V, V_{ADJ} = 5 V$ | -5 | | 0 | μA |
| I _{RN1} | Reverse current at negative input | $V_{I} = -20 V, V_{O} = 0 V, V_{ADJ} = 5 V$ | -5 | | 0 | |
| I _{RN2} | voltage | $V_{I} = -20 \ V, \ V_{O} = 20 \ V, \ V_{ADJ} = 5 \ V$ | -5 | | 0 | μA |
| T _{SD} | Thermal shutdown temperature | $T_{\rm J}$ increasing because of power dissipation generated by the IC | | 175 | | °C |
| | | $V_{ADJ} < 0.8 \text{ V}, \text{ T}_{A} \le 85^{\circ}\text{C}^{(2)}$ | | 7.5 | 15 | • |
| | Current concurrentian | V _{ADJ} < 0.8 V, T _A ≤ 125°C | | | 20 | |
| l _Q | Current consumption | $I_{O} = 0.5 \text{ mA}, V_{ADJ} = 5 \text{ V}$ | | 40 | 90 | μA |
| | | I _O = 30 mA, V _{ADJ} = 5 V | | 150 | 350 | |
| I _{ADJ} | Adjust-input and enable-input current | V _{ADJ} = 5 V | | | 1 | μA |
| V _{ADJ,low} | Adjust and enable low signal valid | $V_{O} = 0 V$ | | | 0.8 | V |
| V _{ADJ,high} | Adjust and enable high signal valid | $ V_O - V_{ADJ} < 5 \text{ mV}$ | 1.5 | | 18 | V |

(1) Measured when the output voltage $V_{\rm Q}$ has dropped 10 mV from the typical value. (2) Ensured by design.

6



6.6 Typical Characteristics




TPS7B4250-Q1

SLVSCA0C-OCTOBER 2013-REVISED SEPTEMBER 2016



www.ti.com

Typical Characteristics (continued)






7 Detailed Description

7.1 Overview

The TPS7B4250-Q1 device is a monolithic integrated low-dropout voltage tracker with ultra-low tracking tolerance. Several types of protection circuits are also integrated in the device such as output current limitation, reverse polarity protection, and thermal shutdown in case of over temperature.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Regulated Output (V_{OUT})

V_{OUT} is the regulated output based on the reference voltage. The output has current limitation. During initial power up, the regulator has an incorporated soft start to control the initial current through the pass element.

7.3.2 Undervoltage Shutdown

The device has an internally-fixed undervoltage shutdown threshold. Undervoltage shutdown activates when the input voltage on V_{IN} drops below UVLO. This activation ensures the regulator is not latched into an unknown state during low input supply voltage. If the input voltage has a negative transient that drops below the UVLO threshold and recovers, the regulator shuts down and powers up similar to a standard power-up sequence when the input voltage is above the required levels.



Feature Description (continued)

7.3.3 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 175°C which allows the device to cool. When the junction temperature cools to approximately 150°C, the output circuitry enables. Based on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator and protects it from damage as a result of overheating.

The internal protection circuitry of the TPS7B4250-Q1 device has been designed to protect against overload conditions. The circuitry was not intended to replace proper heat-sinking. Continuously running the TPS7B4250-Q1 device into thermal shutdown degrades device reliability.

7.3.4 V_{OUT} Short to Battery

The TPS7B4250-Q1 device survives a short to battery when the output is shorted to the battery as shown in Figure 13. No damage occurs to the device. A short to the battery can also occur when the device is powered by an isolated supply at a lower voltage as shown in Figure 14. In this case the TPS7B4250-Q1 supply input voltage is set at 7 V when a short to battery (14 V typical) occurs on V_{OUT} which typically runs at 5 V. The continuous reverse current flows out through V_{IN} is less than 5 μ A.




Figure 13. Output-Voltage Short to Battery



7.3.5 Tracking Regulator with ENABLE Circuit

By pulling the reference voltage of the device below 0.8 V, the IC disables and enters a sleep state where the device draws 7.5 μ A (typical) from the power supply. In a real application, the reference voltage is generally sourced from another LDO voltage rail. A case where the device must be disabled without a shutdown of the reference voltage can occur. In such case, the device can be configured as shown in Figure 15. The TPS7A6650-Q1 device is a 150-mA LDO with ultra-low quiescent current that is used as a reference voltage to the TPS7B4250-Q1 device and also as a power supply to the ADC. In a configuration as shown in Figure 15, the status of the device is controlled by an MCU I/O.



Feature Description (continued)




Figure 15. Tracking LDO With Enable Circuit

7.4 Device Functional Modes

7.4.1 Operation With $V_1 < 4 V$

The device operates with input voltages above 4 V. The maximum UVLO voltage is 3 V and operates at input voltage above 4 V. The device can also operate at lower input voltages; no minimum UVLO voltage is specified. At input voltages below the actual UVLO voltage, the device does not operate.

7.4.2 Operation With ADJ/EN Control

The rising-edge threshold voltage of the ADJ/EN pin is 1.5 V (maximum). When the EN pin is held above that voltage and the input voltage is above the 4 V, the device becomes active. The enable falling edge is 0.8 V (minimum). When the EN pin is held below that voltage the device is disabled, the IC quiescent current is reduced in this state.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

Based on the end-application, different values of external components can be used. An application can require a larger output capacitor during fast load steps to prevent a reset from occurring. TI recommends a low ESR ceramic capacitor with a dielectric of type X5R or X7R for better load transient response.

8.2 Typical Application

Figure 16 show typical application circuit for the TPS7B4250-Q1 device.




Figure 16. Typical Application Schematic

8.2.1 Design Requirements

For this design example, use the parameters listed in Table 1.

| DESIGN PARAMETER | EXAMPLE VALUES |
|----------------------------|----------------|
| Input voltage | 4 to 40 V |
| ADJ reference voltage | 1.5 to 18 V |
| Output voltage | 1.5 to 18 V |
| Output current rating | 50 mA |
| Output capacitor range | 1 μF to 50 μF |
| Output capacitor ESR range | 1 mΩ to 20 Ω |



8.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
- Reference voltage
- Output voltage
- Output current rating
- Input capacitor
- Output capacitor


8.2.2.1 External Capacitors

An input capacitor, C_I, is recommended to buffer line influences. Connect the capacitors close to the IC pins.

The output capacitor for the TPS7B4250-Q1 device is required for stability. Without the output capacitor, the regulator oscillates. The actual size and type of the output capacitor can vary based on the application load and temperature range. The effective series resistance (ESR) of the capacitor is also a factor in the IC stability. The worst case is determined at the minimum ambient temperature and maximum load expected. To ensure stability of TPS7B4250-Q1 device, the device requires an output capacitor between 1 μ F and 50 μ F with an ESR range between 0.001 Ω and 20 Ω that can cover most types of capacitor ESR variation under the recommend operating conditions. As a result, the output capacitor selection is flexible.

The capacitor must also be rated at all ambient temperature expected in the system. To maintain regulator stability down to -40° C, use a capacitor rated at that temperature.

8.2.3 Application Curves



9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range from 4 V to 40 V. This input supply must be well regulated. If the input supply is located more than a few inches from the TPS7B4250-Q1 device, adding an electrolytic capacitor with a value of $10-\mu$ F and a ceramic bypass capacitor at the input is recommended.

10 Layout

10.1 Layout Guidelines

10.1.1 Package Mounting

Solder-pad footprint recommendations for the TPS7B4250-Q1 device are available in the *Mechanical, Packaging, and Orderable Information* section and at www.ti.com.

10.1.2 Board Layout Recommendations to Improve PSRR and Noise Performance

To improve AC performance such as PSRR, output noise, and transient response, TI recommends to design the board with separate ground planes for V_{IN} and V_{OUT} , with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the output capacitor must connect directly to the GND pin of the device.

Equivalent series inductance (ESL) and ESR must be minimized in order to maximize performance and ensure stability. Every capacitor must be placed as close as possible to the device and on the same side of the PCB as the regulator.

Do not place any of the capacitors on the opposite side of the PCB from where the regulator is installed. The use of vias and long traces is strongly discouraged because of the negative impact on system performance. Vias and long traces can also cause instability.

If possible, and to ensure the maximum performance denoted in this product data sheet, use the same layout pattern used for TPS7B4250 evaluation board, available at www.ti.com.

10.2 Layout Example




Figure 19. TPS7B4250-Q1 Layout Example



(1)

10.3 Power Dissipation and Thermal Considerations

Device power dissipation is calculated with Equation 1.

$$P_{D} = I_{O} \times (V_{I} - V_{O}) + I_{Q} \times V_{I}$$

where

- P_D = continuous power dissipation
- I_O = output current
- V_I = input voltage
- V_O = output voltage
- I_Q = quiescent current

As $I_Q \ll I_O$, the term $I_Q \times V_I$ in Equation 1 can be ignored.

For a device under operation at a given ambient air temperature (T_A) , calculate the junction temperature (T_J) with Equation 2.

$$\mathsf{T}_{\mathsf{J}} = \mathsf{T}_{\mathsf{A}} + \left(\theta_{\mathsf{J}\mathsf{A}} \times \mathsf{P}_{\mathsf{D}}\right)$$

where

$$\theta_{JA}$$
 = junction-to-junction-ambient air thermal impedance (2)

A rise in junction temperature because of power dissipation can be calculated with Equation 3.

$$\Delta \mathsf{T} = \mathsf{T}_{\mathsf{J}} - \mathsf{T}_{\mathsf{A}} = \left(\theta_{\mathsf{J}\mathsf{A}} \times \mathsf{P}_{\mathsf{D}}\right) \tag{3}$$

For a given maximum junction temperature (T_{JM}) , the maximum ambient air temperature (T_{AM}) at which the device can operate can be calculated with Equation 4.

$$T_{AM} = T_{JM} - (\theta_{JA} \times P_D)$$
⁽⁴⁾

TEXAS INSTRUMENTS

www.ti.com

11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

For the PSpice model, see the TPS7B4250 PSpice Transient Model (SLV976).

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation see the following:

- Various Applications for Voltage-Tracking LDO (SLVA789)
- TPS7B4250 Evaluation Module (SLVU975)
- TPS7B4250-Q1 Pin FMEA (SLVA738)

11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.4 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.5 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|---------|
| TPS7B4250QDBVQ1 | PREVIEW | SOT-23 | DBV | 5 | 3000 | TBD | Call TI | Call TI | -40 to 125 | | |
| TPS7B4250QDBVRQ1 | ACTIVE | SOT-23 | DBV | 5 | 3000 | RoHS & Green | NIPDAU | Level-3-260C-168 HR | -40 to 125 | PA3Q | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal | |
|-----------------------------|--|
| | |

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TPS7B4250QDBVRQ1 | SOT-23 | DBV | 5 | 3000 | 178.0 | 9.0 | 3.3 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

24-Apr-2020



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS7B4250QDBVRQ1 | SOT-23 | DBV | 5 | 3000 | 190.0 | 190.0 | 30.0 |


DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.This drawing is subject to change without notice.Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.




DBV0005A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DBV0005A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated