General Description

The MAX153 high-speed, microprocessor (µP)-compatible, 8-bit analog-to-digital converter (ADC) uses a half-flash technique to achieve a 660ns conversion time, and digitizes at a rate of 1M samples per second (Msps). It operates with single +5V or dual ±5V supplies and accepts either unipolar or bipolar inputs. A POWERDN (power-down) pin reduces current consumption to a typical value of 1µA (with 5V supply). The part returns from power-down to normal operating mode in less than 200ns, providing large reductions in supply current in applications with burstmode input signals.

The MAX153 is DC and dynamically tested. Its μ P interface appears as a memory location or input/output port that requires no external interface logic. The data outputs use latched, three-state buffered circuitry for direct connection to a uP data bus or system input port. The ADC's input/ reference arrangement enables ratiometric operation.

Applications

- ● Cellular Telephones
- Portable Radios
- **Battery-Powered Systems**
- **Burst-Mode Data Acquisition**
- Digital-Signal Processing
- **Telecommunications**
- **High-Speed Servo Loops**

[Ordering Information](#page-11-0) appears at end of data sheet.

For related parts and recommended products to use with this part, refer to www.maximintegrated.com/MAX153.related.

Features

- 660ns Conversion Time
- Power-Up/Power-Down in 200ns
- Internal Track/Hold
- 1Msps Throughput
- **Low Power** 40mW (Operating Mode) 5µW (Power-Down Mode)
- 1MHz Full-Power Bandwidth
- 20-Pin Narrow DIP, SO, and SSOP Packages
- No External Clock Required
- Unipolar/Bipolar Inputs
- Single +5V or Dual ±5V Supplies
- Ratiometric Reference Inputs

Functional Diagram

Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these
or any other conditions beyond those in *device reliability.*

Electrical Characteristics

(V_{DD} = +5V ±5%, V_{GND} = 0V; Unipolar Input Range: V_{SS} = GND, V_{REF+} = 5V, V_{REF-} = GND; Bipolar Input Range: V_{SS} = -5V ±5%, V_{REF+} = 2.5V, V_{REF-} = -2.5V; 100% production tested, specifications are given for RD Mode (MODE = GND), T_A = T_{MIN} to T_{MAX}, unless otherwise noted.)

Electrical Characteristics (continued)

(V_{DD} = +5V ±5%, V_{GND} = 0V; Unipolar Input Range: V_{SS} = GND, V_{REF+} = 5V, V_{REF-} = GND; Bipolar Input Range: V_{SS} = -5V ±5%, V_{REF+} = 2.5V, V_{REF-} = -2.5V; 100% production tested, specifications are given for RD Mode (MODE = GND), T_A = T_{MIN} to T_{MAX}, unless otherwise noted.)

Note 1: Bipolar input range, $V_{IN} = \pm 2.5V_{P-P}$. WR-RD mode.

Note 2: See Figure 1 for load circuit. Parameter defined as the time required for the output to cross +0.8V or +2.4V.

Note 3: Guaranteed by design.

Note 4: Tested with \overline{CS} , \overline{RD} , PWRDN at CMOS logic levels. Power-down current increases to several hundred) µA at TTL levels.

TIMING CHARACTERISTICS (Note 5)

(V_{DD} = +5V ±5%, V_{SS} = 0V for Unipolar Input Range, V_{SS} = -5V ±5% for Bipolar Input Range, 100% production tested, T_A = +25°C, unless otherwise noted.)

TIMING CHARACTERISTICS (Note 5) (continued)

(V_{DD} = +5V ±5%, V_{SS} = 0V for Unipolar Input Range, V_{SS} = -5V ±5% for Bipolar Input Range, 100% production tested, T_A = +25°C, unless otherwise noted.)

Note 5: Input control signals are specified with $t_r = t_f = 5$ ns, 10% to 90% of +5V and timed from a 1.6V voltage level. **Note 6:** $R_L = 5.1k\Omega$ pullup resistor.

Note 7: See Figure 2 for load circuit. Parameter defined as the time required for data lines to change 0.5V.

Figure 1. Load Circuits for Data-Access Time Test Figure 2. Load Circuits for Data-Hold Time Test

Typical Operating Characteristics

MAX153 toc04 -100 0 50 100 150 200 250 -80 $\boldsymbol{0}$ -20 -40 -60 FREQUENCY (kHz) TA = +25°C **"T"L INPUT FREQUENCY** = 94.97kHz = 84.72kHz (±2.5V) SAMPLE FREQUENCY $= 500kHz$ IMD: 2ND-ORDER TERMS $= -66.2dB$ 3RD-OREDER TERMS $= -60.0dB$ RATIO (dB)

INTERMODULATION DISTORTION

Pin Configuration

Pin Description

**See the Digital Interface section.*

Detailed Description

Converter Operation

The MAX153 uses a half-flash conversion technique (see the *Functional Diagram*) in which two 4-bit flash ADC sections achieve an 8-bit result. Using 15 comparators, the flash ADC compares the unknown input voltage to the reference ladder and provides the upper 4 data bits.

An internal digital-to-analog converter (DAC) uses the 4 most significant bits (MSBs) to generate the analog result from the first flash conversion and a residue voltage that is the difference between the unknown input and the DAC voltage. The residue is then compared again with the flash comparators to obtain the lower 4 data bits (LSBs).

Power-Down Mode

In burst-mode or low sample-rate applications, the MAX153 can be shut down between conversions, reducing supply current to microamp levels. A TTL/CMOS logic-low on the PWRDN pin shuts the device down, reducing supply current to typically 1µA when powered from a single 5V supply. \overline{CS} must be high when power-down is used. A logic-high on PWRDN wakes up the MAX153. A new conversion can be started (\overline{WR} asserted low) within 360ns of the PWRDN pin being driven high 200ns to power up plus 160ns for track/hold acquisition). If powerdown mode is not required, connect PWRDN to V_{DD} .

Once the MAX153 is in power-down mode, lowest supply current is drawn with MODE low (RD mode) due to an internal 50µA pulldown resistor at this pin. CS must remain high during shutdown because the MAX153 may attempt to start a conversion that it cannot complete. In addition, for minimum current consumption, other digital inputs should remain stable in power-down. RDY, an open-drain output (in RD mode), will then fall and remain low throughout. Power-down, sinking additional supply current unless \overline{CS} remains high. See the *Reference* section for information on reducing reference current during power-down.

Digital Interface

The MAX153 has two basic interface modes set by the status of the MODE input pin. When MODE is low, the converter is in the RD mode; when MODE is high, the converter is set up for the WR-RD mode.

Read Mode (MODE = 0)

In RD mode, conversion control and data access are controlled by the \overline{RD} input (Figure 3). The comparator inputs track the analog input voltage for the duration of tp. A minimum of 160ns is required for the input to be acquired. A conversion is initiated by driving \overline{RD} low. With μPs that can be forced into a wait state, hold RD low until output data appears. The µP starts the conversion, waits, and then reads data with a single read instruction.

 $\overline{\text{WR}}$ /RDY is configured as a status output (RDY) in RD mode, where it can drive the ready or wait input of a μ P. RDY is an open-collector output (with no internal pullup) that goes low after the falling edge of \overline{CS} and goes high at the end of the conversion. If not used, the WR/RDY pin can be left unconnected. The INT output goes low at the end of the conversion and returns high on the rising edge of CS or RD.

Write-Read Mode (MODE = 1)

Figures 4 and 5 show the operating sequence for the write-read (WR-RD) mode. The comparator inputs track the analog input voltage for the duration of tp . A minimum of 160ns is required for the input voltage to be acquired. The conversion is initiated by a falling edge of \overline{WR} . When WR returns high, the 4 MSBs flash result is latched into the output buffers and the 4 LSBs conversion begins. INT goes low about 380ns later, indicating conversion end, and the lower 4 data bits are latched into the output buffers. The data is then accessible 65ns to 130ns after RD goes low (see the *Timing Characteristics*).

If an externally controlled conversion time is required, drive RD low 250ns after WR goes high. This latches the lower 4 data bits and outputs the conversion result on D0–07. A minimum 160ns delay is required from INT going low to the start of another conversion (WR going low).

Options for reading data from the converter include the following:

Using Internal Delay

The μ P waits for the $\overline{\text{INT}}$ output to go low before reading the data (Figure 4). INT typically goes low 380ns after the rising edge of \overline{WR} , indicating the conversion is complete, and the result is available in the output latch. With $\overline{\text{CS}}$ low, data outputs D0–D7 can be accessed by pulling RD low. $\overline{\text{INT}}$ is then reset by the rising edge of $\overline{\text{CS}}$ or $\overline{\text{RD}}$.

Figure 4. WR-RD Mode Timing (tRD > tINTL) (MODE = 1) Figure 6. Pipelined Mode Timing (WR = RD) (MODE = 1)

Fastest Conversion: Reading Before Delay

An external method of controlling the conversion time is shown in Figure 5. The internally generated delay t_{INTI} varies slightly with temperature and supply voltage, and can be overridden with \overline{RD} to achieve the fastest conversion time. $\overline{\text{INT}}$ is ignored, and $\overline{\text{RD}}$ is brought low typically 250ns after the rising edge of \overline{WR} . This completes the conversion and enables the output buffers (D0–D7) that contain the conversion result. $\overline{\text{INT}}$ also goes low after the falling edge of \overline{RD} and is reset on the rising edge of \overline{RD} or \overline{CS} . The total conversion time is therefore:

 t_{CWR} = t_{WR} (250ns) + t_{CSH} (0ns) to t_{RD} (250ns) + t_{ACC1} $(160ns) = 660ns$.

Figure 3. RD Mode Timing (MODE = 0) Figure 5. WR-RD Mode Timing (t_{RD} > t_{INTL}), Fastest Operating <i>Figure 3. RD Mode *Timing (t_{RD} > t_{INTL})*, Fastest Operating *Mode (MODE = 1)*

Pipelined Operation

Besides the two standard WR-RD mode options, pipelined operation can be achieved by connecting \overline{WR} and \overline{RD} together (Figure 6). With \overline{CS} low, driving \overline{WR} and \overline{RD} low initiates a conversion and reads the result of the previous conversion concurrently.

Analog Considerations

Reference

Figures $7a-7c$ show some reference connections. V_{RFF+} and V_{RFF} inputs set the full-scale and zero-input voltages of the ADC. The voltage at V_{RFF-} defines the input that produces an output code of all zeros, and the voltage at VREF+ defines the input that produces an output code of all ones.

The internal resistances from V_{RFF+} and V_{RFF-} may be as low as $1k\Omega$. Since current is still drawn by the reference inputs during power-down, reference supply current can be reduced during shutdown by using the circuit shown in Figure 7d. A logic-level n-channel MOSFET, connected between VREF- and ground, disconnects the reference load when the ADC enters power-down. ($\overline{\text{PWRDN}}$ = low). The FET should have no more than 0.5Ω of on-resistance to maintain accuracy.

Bypassing

A 4.7μ F electrolytic in parallel with a 0.1μ F ceramic capacitor should be used to bypass V_{DD} to GND. These capacitors should have minimal lead length.

The reference inputs should be bypassed with $0.1\mu F$ capacitors, as shown in Figures 7a-7c.

Figure 7a. Power Supply as Reference

Figure 7b. External Reference, +2.5V Full Scale

Input Current

Figure 8 shows the equivalent circuit of the converter input. When the conversion starts and \overline{WR} is low, V_{IN} is connected to 16 0.6pF capacitors. During this acquisition phase, the input capacitors charge to the input voltage through the resistance of the internal analog switches (about 2kΩ). In addition, about 12pF of stray capacitance must be charged. The input can be modeled as an equivalent RC network (Figure 9). As source impedance increases, the capacitors take longer to charge.

The typical 22pF input capacitance allows source resistance as high as 2.2 kΩ without setup problems. For larger resistances, the acquisition time (p) must be increased

Figure 7c. Input Not Referenced to GND

Figure 7d. An n-Channel MOSFET Switches Off the Reference Load During Power-Down

Conversion Rate

The maximum sampling rate (f_{MAX}) for the MAX153 is achieved in the WR-RD mode $(t_{RD} < t_{INTL})$ and is calculated as follows:

$$
f_{MAX} = \frac{1}{t_{WR} + t_{RD} + t_{RI} + t_{P}}
$$

$$
f_{MAX} = \frac{1}{250ns + 250ns + 150ns + 165ns}
$$

$$
f_{MAX} = 1.23 MHz
$$

where t_{WR} = Write pulse width

 t_{RD} = Delay between \overline{WR} and \overline{RD} pulses t_{RI} = $\overline{\text{RD}}$ to $\overline{\text{INT}}$ delay

 $tp =$ Delay time between conversions

Signal-to-Noise Ratio and Effective Number of Bits

Signal-to-noise ratio (SNR) is the ratio of the RMS amplitude of the fundamental input frequency to the RMS amplitude of all other analog-to-digital output values. The output band is limited to one-half the A/D sample (conversion) rate. This ratio usually includes distortion as well as noise components. For this reason, the ratio is sometimes referred to as signal-to-noise plus distortion.

The theoretical minimum A/D noise is caused by quantization error and results directly from the ADC's resolution: $SNR = (6.02N + 1.76)dB$, where N is the number of bits of resolution. Therefore, a perfect 8-bit ADC can do no better than 50dB.

The FFT plot (*Typical Operating Characteristics*) shows the result of sampling a pure 200kHz sinusoid at a 1MHz rate. This FFT plot of the output shows the output level in various spectral bands.

Figure 8. Equivalent Input Circuit Figure 9. RC Network Equivalent Input Model

The effective resolution, or effective number of bits, the ADC provides can be measured by transposing the equation that converts resolution to SNR: $N = (SNR -$ 1.76)/6.02.

Total Harmonic Distortion

Total harmonic distortion (THD) is the ratio of the RMS sum of all harmonics of the input signal (in the frequency band above DC and below one-half the sample rate) to the fundamental itself. This is expressed as:

$$
\text{THD} = 20 \log \left[\frac{\sqrt{(V_2^2 + V_3^2 + V_4^2 + \dots + V_N^2)}}{V_1} \right]
$$

where V_1 is the fundamental RMS amplitude, and V_2 to V_N are the amplitudes of the 2nd through Nth harmonics.

Peak Harmonic or Spurious Noise

Peak harmonic or spurious noise is the ratio of the fundamental RMS amplitude to the amplitude of the next largest spectral component (in the frequency band above DC and below one-half the sample rate). Usually this peak occurs at some harmonic of the input frequency, but if the ADC is exceptionally linear, it may occur only at a random peak in the ADC's noise floor.

Intermodulation Distortion

An FFT plot of intermodulation distortion (IMD) is generated by sampling an analog input applied to the ADC. This input consists of very low distortion sine waves at two frequencies. A 2048 point plot for IMD of the MAX153 is shown in the *Typical Operating Characteristics*.

Ordering Information

+Denotes a lead(Pb)-free/RoHS-compliant package.

**Contact factory for dice specifications.*

***Contact factory for availability of SSOP packages*

Chip Information

PROCESS: BICMOS

Package Information

For the latest package outline information and land patterns (footprints), go to **www.maximintegrated.com/packages**. Note that a "+", " $#$ ", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Revision History

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) *shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.*