

10-Bit, 200 MSPS D/A Converter

AD9732

FEATURES

200 MSPS Throughput Rate 3.3 V PECL Digital Input 65 dB SFDR @ 2 MHz AOUT, 200 MSPS/54 dB @ 40 MHz AOUT, 200 MSPS Low Power: 305 mW Fast Settling: 5 ns to 1/2 LSB Low Glitch Energy: 6 pVs Internal Reference 28-Lead SSOP Packaging

APPLICATIONS Digital Communications Direct Digital Synthesis Waveform Reconstruction High Speed Imaging

GENERAL DESCRIPTION

The AD9732 is a 10-bit, 200 MSPS, bipolar D/A converter that is optimized to provide high dynamic performance, yet offers lower power dissipation and a more economical price than previous high speed DAC solutions. The AD9732 was primarily designed for demanding communications systems applications where maximum spurious-free dynamic range (SFDR) is required at high throughput rates. The proliferation of digital communications into base station and high volume subscriber-end markets has created a demand for high performance bipolar DACs delivered at CMOS associated levels of power dissipation and cost. The AD9732 is the answer to that demand.

Optimized for direct digital synthesis (DDS) and digital modulator waveform reconstruction, the AD9732 provides >50 dB of wideband harmonic suppression over the dc to 80 MHz analog output bandwidth. This signal bandwidth addresses the transmit

FUNCTIONAL BLOCK DIAGRAM

spectrum in many of the emerging digital communications applications where signal purity is critical. Narrowband $(±1$ MHz window), the AD9732 provides an SFDR of greater than 75 dB. This level of wideband and narrowband ac performance, coupled with its 200 MSPS throughput rate, enables the AD9732 to present outstanding value in the high speed DAC function.

The AD9732 is packaged in a 28-lead SSOP and is specified to operate over the extended industrial temperature range of –40°C to +85°C. Digital inputs and clock are positive-ECL compatible.

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

AD9732–SPECIFICATIONS ELECTRICAL CHARACTERISTICS (+V_S = +5 V, ENCODE = 125 MSPS, R_{SET} = 1.95 k Ω (for 20 mA I_{OUT}) unless otherwise noted)

NOTES

¹Measured as an error in ratio of full-scale current to current through R_{SET} (640/1A nominal); ratio is nontinally 32. DAC load is virtual ground.

- ²Internal reference voltage is tested under load conditions specified in Internal Reference Output Current/specification. ³Internal reference output current defines load conditions applied during Internal Reference Voltage test.
- ⁴Full-scale current variations among devices are higher when driving REFERENCE IN directly.
- ⁵Frequency at which a 3 dB change in output of DAC is observed; $R_L = 50 \Omega$; 100 mV modulation at midscale.
- ⁶Based on I_{FS} = 32 ([CONTROL AMP IN $(+V_S)/R_{SET}$) when using internal control amplifier. DAC load is virtual ground.
- ⁷Measured as voltage settling at midscale transition to 0.1%; R_L = 50 Ω .
- ⁸Measured from 50% point of rising edge of CLOCK signal to 1/2 LSB change in output signal.
- 9 Peak glitch impulse is measured as the largest area under a single positive or negative transient.
- $^{10}{\rm Measured}$ with R_L = 50 Ω and DAC operating in latched mode.
- ¹¹Data must remain stable for a specified time prior to rising edge of CLOCK.
- ¹²Data must remain stable for a specified time after rising edge of CLOCK.
- 13 Supply voltages should remain stable with $\pm 5\%$ for nominal operation.
- ¹⁴Power dissipation calculation includes current through a 50 Ω load.
- ¹⁵SFDR is defined as the difference in signal energy between the full-scale fundamental signal and worst case spurious frequencies in the output spectrum window. The frequency span dc to Nyquist unless otherwise noted.
- ¹⁶Intermodulation distortion is the measure of the sum and difference products produced when a two-tone input is driven into the DAC. The distortion products created will manifest themselves at sum and difference frequencies of the two tones.

Specifications subject to change without notice.

EXPLANATION OF TEST LEVELS

- **Test Level**
- I 100% production tested.
- II 100% production tested at +25°C and sample tested at specified temperatures.
- III Sample tested only.
- IV Parameter is guaranteed by design and characterization testing.
- V Parameter is a typical value only.
- VI 100% production tested at +25°C; guaranteed by design and characterization testing for industrial temperature range.

ORDERING GUIDE

ABSOLUTE MAXIMUM RATINGS*

 $*$ Stresses above nent damage device at these ections of this for extended p

PIN CONFIGURATION

CAUTION

16, 22, 27

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD9732 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

Figure 3. Narrowband SFDR (Clock = 125 MHz) vs. A_{OUT} Frequency

Figure 4. Wideband SFDR (200 MHz Clock) vs. A_{OUT}

Figure 6. SFDR vs. Clock for $f_{CLK}/A_{OUT} = 3.125$

Figure 7. Typical Differential Nonlinearity Performance (DNL)

Figure 9. Wideband SFDR 2 MHz A_{OUT} ; 125 MHz Clock

Figure 10. Wideband SFDR 10 MHz A_{OUT} ; 125 MHz Clock

Figure 11. Wideband SFDR 20 MHz A_{OUT} ; 125 MHz Clock

Figure 12. Wideband SFDR 40 MHz A_{OUT} ; 125 MHz Clock

Figure 13. Wideband SFDR 40 MHz A_{OUT} ; 200 MHz Clock

Figure 15. Wideband SFDR 80 MHz A_{OUT} ; 200 MHz Clock

Figure 17. Wideband Intermodulation Distortion F1 = 800 kHz; F2 = 900 kHz; 125 MHz Clock; Span = 62.5 MHz

APPLICATION NOTES THEORY OF OPERATION

The AD9732 high speed digital-to-analog converter utilizes most significant bit decoding and segmentation techniques to reduce glitch impulse and deliver high dynamic performance on lower power consumption than previous bipolar DAC technologies.

The design is based on four main subsections: the decode/driver circuits, the edge-triggered data register, the switch network and the control amplifier. An internal bandgap reference is included to allow operation of the device with minimum external support components.

Digital Inputs/Timing

The AD9732 has PECL high speed single-ended inputs for data inputs and clock. The switching threshold is +2.0 V.

In the decode/driver section, the three MSBs are decoded to seven "thermometer code" lines. An equalizing delay is included for the seven leagt significant bits and the clock signals. This delay minimizes/data-skew and data setup-and hold times at the register inputs.

on-board/register is rising-edge triggered and should be used to synchronize data to the current switches by applying a pulse with proper data setup-and-hold times as shown in the timing diagram. Although the AD9732 is designed to provide isolation of the digital inputs to the analog output, some coupling of digital transitions is inevitable. Digital feedthrough can be minimized by forming a low-pass filter at the digital input by using a resistor in series with the capacitance of each digital input. This common high speed DAC application technique has the effect of isolating digital input noise from the analog output. inputs and clock. The switching threshold is +2.0 V.

The decoded to

for the selected right and the clock signals. This

decode of the selected right content in the Machinesta And qualitaing delay is included

for the se

References

The internal bandgap reference, control amplifier and reference input are pinned out to provide maximum user flexibility in configuring the reference circuitry for the AD9732. When using the internal reference, REF OUT (Pin 25) should be connected to CONTROL AMP IN (Pin 26). CONTROL AMP OUT (Pin 24) should be connected to REF IN (Pin 23). A 0.1 µF ceramic capacitor connected from Pin 23 to GND improves settling time by decoupling switching noise from the current sink baseline. A reference current cell provides feedback to the control amplifier by sinking current through R_{SET} (Pin 17).

Full-scale current is determined by CONTROL AMP IN and R_{SET} according to the following equation:

 $I_{OUT}(FS) = 32 ([CONTROLAMP IN-(+V_S)]/R_{SET})$

The internal reference is nominally -1.25 V (referenced to Analog +V_s), with a tolerance of $\pm 8\%$ and typical drift over temperature of 150 ppm/°C. If greater accuracy or temperature stability is required, an external reference can be used. The AD589 reference features 10 ppm/°C drift over the 0°C to +70°C temperature range.

Two modes of multiplying operation are possible with the AD9732. Signals with bandwidths up to 2.5 MHz and input swings from 3.8 V to 4.4 V can be applied to the CONTROL AMP IN pin as shown in Figure 18. Because the control amplifier is internally compensated, the 0.1 µF capacitor discussed above can be reduced to maximize the multiplying bandwidth.

However, it should be noted that output settling time, for changes in the digital word, will be degraded.

Figure 18. Lower Frequency Multiplying Circuit

The REFERENCE IN pin can also be driven directly for wider bandwidth multiplying operation. The analog signal for this mode of operation must have a signal swing in the range of 0.95 V to 1.9 V. This can be implemented by capacitively coupling into REFERENCE IN a signal with a dc bias of 1.9 V (I_{OUT} = $/22.\beta$ mA) to 0.95 V (I_{OUT} = 3 mA), as shown in Figure 19, or b_y dividing REFERENCE IN with a low impedance op amp whose signal swing is limited to the stated range.

Figure 19. Wideband Multiplying Circuit

Analog Output

The switch network provides complementary current outputs I_{OUT} and I_{OUTB} . The design of the AD9732 is based on statistical current source matching, which provides a 10-bit linearity without trim. Current is steered to either I_{OUT} or I_{OUTB} in proportion to the digital input word. The sum of the two currents is always equal to the full-scale output current. The current can be converted to a voltage by resistive loading as shown in Figure 20. Both I_{OUT} and I_{OUTB} should be equally loaded for best overall performance. The voltage that is developed is the product of the output current and the value of the load resistor.

EVALUATION BOARD

The performance characteristics of the AD9732 make it ideally suited for direct digital synthesis (DDS) and other waveform synthesis applications. The AD9732 evaluation board provides a platform for analyzing performance under optimum layout conditions. The AD9732 also provides a reference for high speed circuit board layout techniques.

Figure 20. Evaluation Board

 $C3365a - 0 - 4/99$

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

