Product Preview **Transient Voltage Suppressors**

Low Capacitance ESD Protection for **USB 3.0 Interface**

The ESD8106 transient voltage suppressor is specifically designed to protect USB 3.0 interfaces by integrating two Superspeed pairs, D+ and D- lines into a single protection product. Ultra-low capacitance and low ESD clamping voltage make this device an ideal solution for protecting voltage sensitive high speed data lines. The flow-through style package allows for easy PCB layout and matched trace lengths necessary to maintain consistent impedance between high speed differential lines.

Features

- Low Capacitance (0.35 pF Max, I/O to GND)
- Protection for the Following IEC Standards: IEC 61000-4-2 Level 4
- UL Flammability Rating of 94 V-0
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

• USB 3.0

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Operating Junction Temperature Range	TJ	-55 to +125	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C
Lead Solder Temperature – Maximum (10 Seconds)	ΤL	260	°C
IEC 61000-4-2 Contact (ESD) IEC 61000-4-2 Air (ESD)	ESD ESD	±15 ±15	kV kV

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


See Application Note AND8308/D for further description of survivability specs.

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.



ON Semiconductor®

http://onsemi.com




- M = Date Code
- = Pb-Free Package

ORDERING INFORMATION

Device	Package	Shipping
ESD8106MUTAG	UDFN14 (Pb-Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.



Note: Common GND – Only minimum of 1 GND connection required




Figure 1. Pin Schematic




Figure 2. Pin Configuration


Note: Pins 5, 10 are connected internally as a common ground.

Pins 1, 2, 3, 4, 6, and 7 are not internally connected but should be connected to the opposite pin with PCB trace in order to maintain a flow through routing scheme.

ELECTRICAL CHARACTERISTICS

(T_A = 25°C unless otherwise noted)

Symbol	Parameter		
I _{PP}	Maximum Peak Pulse Current		
V _C	V _C Clamping Voltage @ I _{PP}		
V _{RWM} Working Peak Reverse Voltage			
I _R Maximum Reverse Leakage Current @ V _{RWM}			
V _{BR} Breakdown Voltage @ I _T			
I _T Test Current			
R _{DYN}	Dynamic Resistance		




*See Application Note AND8308/D for detailed explanations of datasheet parameters.

ELECTRICAL CHARACTERISTICS	$T_A = 25^{\circ}C$ unless otherwise	specified)
-----------------------------------	--------------------------------------	------------

Parameter	Symbol	Conditions		Тур	Max	Unit
Reverse Working Voltage	V _{RWM}	I/O Pin to GND			3.3	V
Breakdown Voltage	V _{BR}	I _T = 1 mA, I/O Pin to GND		5.0		V
Reverse Leakage Current	I _R	V _{RWM} = 3.3 V, I/O Pin to GND			1.0	μΑ
Clamping Voltage (Note 1)	V _C	IEC61000-4-2, ±8 kV Contact		See Figures 3 and 4		V
Clamping Voltage TLP (Note 2) See Figures 7 through 10	V _C	$ \left. \begin{array}{l} I_{PP} = 8 A \\ I_{PP} = -8 A \end{array} \right\} \left. \begin{array}{l} \text{IEC } 61000 - 4 - 2 \text{Level 2 equivalent} \\ (\pm 4 \text{kV Contact}, \pm 4 \text{kV Air}) \end{array} \right. \\ \left. \begin{array}{l} I_{PP} = 16 A \\ I_{PP} = -16 A \end{array} \right\} \left. \begin{array}{l} \text{IEC } 61000 - 4 - 2 \text{Level 4 equivalent} \\ (\pm 8 \text{kV Contact}, \pm 15 \text{kV Air}) \end{array} \right. $		8.5 -4.5 11.4 -8.0		V
Dynamic Resistance	R _{DYN}	I/O Pin to GND GND to I/O Pin		0.36 0.44		Ω
Junction Capacitance	CJ	$V_R = 0 V$, f = 1 MHz between I/O Pins and GND $V_R = 0 V$, f = 1 MHz between I/O Pins $V_R = 0 V$, f = 1 MHz, T _A = 65°C between I/O Pins and GND		0.30 0.15 0.37	0.35 0.20 0.45	pF

For test procedure see Figures 5 and 6 and application note AND8307/D.
ANSI/ESD STM5.5.1 – Electrostatic Discharge Sensitivity Testing using Transmission Line Pulse (TLP) Model.

TLP conditions: $Z_0 = 50 \Omega$, $t_p = 100$ ns, $t_r = 4$ ns, averaging window; $t_1 = 30$ ns to $t_2 = 60$ ns.



IEC 61000-4-2 Spec.

Level	Test Voltage (kV)	First Peak Current (A)	Current at 30 ns (A)	Current at 60 ns (A)
1	2	7.5	4	2
2	4	15	8	4
3	6	22.5	12	6
4	8	30	16	8




Figure 5. IEC61000-4-2 Spec





Figure 6. Diagram of ESD Clamping Voltage Test Setup

The following is taken from Application Note AND8308/D – Interpretation of Datasheet Parameters for ESD Devices.

ESD Voltage Clamping

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000–4–2 waveform. Since the IEC61000–4–2 was written as a pass/fail spec for larger

systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage at the device level. ON Semiconductor has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how ON Semiconductor creates these screenshots and how to interpret them please refer to AND8307/D.



NOTE: TLP parameter: $Z_0 = 50 \Omega$, $t_p = 100$ ns, $t_r = 300$ ps, averaging window: $t_1 = 30$ ns to $t_2 = 60$ ns. V_{IEC} is the equivalent voltage stress level calculated at the secondary peak of the IEC 61000–4–2 waveform at t = 30 ns with 2 A/kV. See TLP description below for more information.

Transmission Line Pulse (TLP) Measurement

Transmission Line Pulse (TLP) provides current versus voltage (I–V) curves in which each data point is obtained from a 100 ns long rectangular pulse from a charged transmission line. A simplified schematic of a typical TLP system is shown in Figure 9. TLP I–V curves of ESD protection devices accurately demonstrate the product's ESD capability because the 10s of amps current levels and under 100 ns time scale match those of an ESD event. This is illustrated in Figure 10 where an 8 kV IEC 61000–4–2 current waveform is compared with TLP current pulses at 8 A and 16 A. A TLP I–V curve shows the voltage at which the device turns on as well as how well the device clamps voltage over a range of current levels.




Figure 9. Simplified Schematic of a Typical TLP System






Figure 10. Comparison Between 8 kV IEC 61000-4-2 and 8 A and 16 A TLP Waveforms



Without ESD

With ESD8106





Interface	Data Rate (Gb/s)	Fundamental Frequency (GHz)	3 rd Harmonic Frequency (GHz)	ESD8106 Insertion Loss (dB)
USB 3.0	5	2.5 (m1)	7.5 (m2)	m1 = 0.128 m2 = 0.659

Figure 12. ESD8106 Insertion Loss




Figure 13. USB 3.0 Layout Diagram

PCB Layout Guidelines

Steps must be taken for proper placement and signal trace routing of the ESD protection device in order to ensure the maximum ESD survivability and signal integrity for the application. Such steps are listed below.

- Place the ESD protection device as close as possible to the I/O connector to reduce the ESD path to ground and improve the protection performance.
 - In USB 3.0 applications, the ESD protection device should be placed between the AC coupling capacitors and the I/O connector on the TX differential lanes as shown in Figure 14.
- Make sure to use differential design methodology and impedance matching of all high speed signal traces.
 - Use curved traces when possible to avoid unwanted reflections.
 - Keep the trace lengths equal between the positive and negative lines of the differential data lanes to avoid common mode noise generation and impedance mismatch.
 - Place grounds between high speed pairs and keep as much distance between pairs as possible to reduce crosstalk.




Figure 14. USB 3.0 Connection Diagram


ESD Protection Device Technology

ON Semiconductor's portfolio contains three main technologies for low capacitance ESD protection device which are highlighted below and in Figure 15.

- ESD7000 series: Zener diode based technology. This technology has a higher breakdown voltage (VBR) limiting it to protecting chipsets with larger geometries.
- ESD8000 series: Silicon controlled rectifier (SCR) type technology. The key advatange for this technology is a low holding voltage (VH) which produces a deeper snapback that results in lower voltage over high

currents as shown in the TLP results in Figure 16. This technology provides optimized protection for chipsets with small geometries against thermal failures resulting in chipset damage (also known as "hard failures").

• ESD8100 series: Low voltage punch through (LVPT) technology. The key advatange for this technology is a very low turn-on voltage as shown in Figure 17. This technology provides optimized protection for chipsets with small geometries against recoverable failures due to voltage peaks (also known as "soft failures").



limiting it to chipsets greater than 45nm

Deeper snapback results in lower voltage over high currents.

turn on voltage






Figure 16. High Current, TLP, IV Characteristic of Each Technology





Figure 17. Low Current, DC, IV Characteristic of Each Technology

PACKAGE DIMENSIONS



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and **OD** are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights of others. SCILLC products are not designed, intended, or authorized for use as components instended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use publicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

ON Semiconductor Website: www.onsemi.com

hnical Support: Order Literature: http://www.onsemi.com/orderlit

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

For additional information, please contact your local Sales Representative