




## ASNT5013-KMC DC-30Gbps D-Type Flip-Flop

- High speed broadband D-Type Flip-Flop for data retiming with full rate clock and single-ended output amplitude control
- Exhibits low jitter and limited temperature variation over industrial temperature range
- 6.5ps set-up/hold time capability
- 87% clock phase margin for retiming of data input eye
- Fully differential CML input interfaces
- Fully differential CML output interface with amplitude control
- Single +3.3V or -3.3V power supply
- Power consumption: 510mW
- Fabricated in SiGe for high performance, yield, and reliability
- Custom CQFP 24-pin package





## DESCRIPTION




Fig. 1. Functional Block Diagram

The temperature stable ASNT5013-KMC SiGe IC provides broadband data retiming functionality and is intended for use in high-speed measurement / test equipment. The IC shown in Fig. 1 can sample a high-speed data signal  $dp/dn$  with a full-rate external clock  $cp/cn$  to create a full-rate retimed NRZ data output  $outp/outn$  with its output signal amplitude controlled by  $gc$ .

The part's I/O's support the CML logic interface with on chip  $50\Omega$  termination to  $vcc$  and may be used differentially, AC/DC coupled, single-ended, or in any combination (see also POWER SUPPLY CONFIGURATION). In the DC-coupling mode, the input signal's common mode voltage should comply with the specifications shown in ELECTRICAL CHARACTERISTICS. In the AC-coupling mode, the input termination provides the required common mode voltage automatically. The differential DC signaling mode is recommended for optimal performance.

## POWER SUPPLY CONFIGURATION

The part can operate with either negative supply ( $vcc = 0.0V = \text{ground}$  and  $vee = -3.3V$ ), or positive supply ( $vcc = +3.3V$  and  $vee = 0.0V = \text{ground}$ ). In case of the positive supply, all I/Os need AC termination when connected to any devices with  $50\Omega$  termination to ground. Different PCB layouts will be needed for each different power supply combination.



All the characteristics detailed below assume  $V_{CC} = 0.0V$  and  $V_{EE} = -3.3V$ .

## ABSOLUTE MAXIMUM RATINGS

Caution: Exceeding the absolute maximum rating shown in Table 1 may cause damage to this product and/or lead to reduced reliability. Functional performance is specified over the recommended operating conditions for power supply and temperature only. AC and DC device characteristics at or beyond the absolute maximum ratings are not assumed or implied. All min and max voltage limits are referenced to ground.

Table 1. Absolute Maximum Ratings

| Parameter                   | Min | Max  | Units       |
|-----------------------------|-----|------|-------------|
| Supply Voltage ( $V_{EE}$ ) |     | -3.6 | V           |
| Power Consumption           |     | 0.56 | W           |
| RF Input Voltage Swing (SE) |     | 1.0  | V           |
| Case Temperature            |     | +90  | $^{\circ}C$ |
| Storage Temperature         | -40 | +100 | $^{\circ}C$ |
| Operational Humidity        | 10  | 98   | %           |
| Storage Humidity            | 10  | 98   | %           |

## TERMINAL FUNCTIONS

| TERMINAL                               |   |            | DESCRIPTION  |
|--|---|------------|--|
| Name                                   | No.                                     | Type       |  |
| <b>High-Speed I/Os</b>                 |   |            |  |
| dp                                     | 21                                      | CML input  | Differential data inputs with internal SE 50 $\Omega$ termination to $V_{CC}$ .  |
| dn                                     | 23                                      |            |  |
| cp                                     | 3                                       | CML input  | Differential clock inputs with internal SE 50 $\Omega$ termination to $V_{CC}$ .   |
| cp                                     | 5                                       |            |  |
| outp                                   | 11                                      | CML output | Differential data outputs with internal SE 50 $\Omega$ termination to $V_{CC}$ . Require external SE 50 $\Omega$ termination to $V_{CC}$ . |
| outn                                   | 9                                       |            |  |
| gc                                     | 15                                      | CML input  | Single-ended output amplitude control signal with internal 2K $\Omega$ termination to $V_{CC}$ .   |
| <b>Supply and Termination Voltages</b> |   |            |  |
| Name                                   | Description                             |            | Pin Number   |
| vcc                                    | Positive power supply.<br>(+3.3V or 0)  |            | 2, 4, 6, 8, 10, 12, 14, 16, 17, 18, 20, 22, 24   |
| vee                                    | Negative power supply.<br>(0V or -3.3V) |            | 1, 7, 13, 19   |



## ELECTRICAL CHARACTERISTICS

| PARAMETER                         | MIN     | TYP  | MAX  | UNIT | COMMENTS   |
|-----------------------------------|---------|------|------|------|--|
| <b>General Parameters</b>         |         |      |      |      |  |
| vee                               | -3.1    | -3.3 | -3.5 | V    | ±6%  |
| vcc                               |         | 0.0  |      | V    | External ground  |
| I <sub>vee</sub>                  |         | 155  |      | mA   |  |
| Power consumption                 |         | 510  |      | mW   |  |
| Junction temperature              | -40     | 25   | 125  | °C   |  |
| <b>HS Input Data (dp/dn)</b>      |         |      |      |      |  |
| Data rate                         | DC      |      | 30   | Gbps |  |
| Swing                             | 0.05    |      | 0.8  | V    | Differential or SE, p-p  |
| CM Voltage Level                  | vcc-0.8 |      | vcc  | V    | Must match for both inputs                                     |
| <b>HS Input Clock (cp/cn)</b>     |         |      |      |      |  |
| Frequency                         | DC      |      | 30   | GHz  |  |
| Swing                             | 0.05    |      | 0.8  | V    | Differential or SE, p-p  |
| CM Voltage Level                  | vcc-0.8 |      | vcc  | V    | Must match for both inputs                                     |
| Clock Phase Margin                | 85      | 87   | 89   | %    |  |
| <b>HS Output Data (outp/outn)</b> |         |      |      |      |  |
| Data rate                         | DC      |      | 30   | Gbps |  |
| Logic "1" level                   |         | vcc  |      | V    |  |
| Logic "0" level                   | vcc-0.7 |      | vcc  | V    | With external 50Ohm DC termination.<br>Controlled by gc signal |
| Rise/Fall times                   |         |      | 15   | ps   | 20%-80%  |
| Output Jitter                     |         |      | 5    | ps   | Peak-to-peak   |
| <b>Gain Control (gc)</b>          |         |      |      |      |  |
| Control voltage                   | vcc-1.0 |      | vcc  | V    | Single-ended   |

## PACKAGE INFORMATION

The chip die is housed in a custom 24-pin CQFP package shown in Fig. 2. The package provides a center heat slug located on its back side to be used for heat dissipation. ADSANTEC recommends for this section to be soldered to the vcc plain, which is ground for a negative supply, or power for a positive supply.

The part's identification label is ASNT5013-KMC. The first 8 characters of the name before the dash identify the bare die including general circuit family, fabrication technology, specific circuit type, and part version while the 3 characters after the dash represent the package's manufacturer, type, and pin out count.

This device complies with the Restriction of Hazardous Substances (RoHS) per 2011/65/EU for all ten substances.




Fig. 2. CQFP 24-Pin Package Drawing (All Dimensions in mm)



## REVISION HISTORY

| Revision | Date    | Changes  |
|----------|---------|--|
| 3.1.2    | 05-2020 | Updated Package Information  |
| 3.0.2    | 07-2019 | Updated Letterhead   |
| 3.0.1    | 02-2013 | Revised title<br>Added package pin out drawing<br>Revised functional block diagram<br>Revised description<br>Added power supply configuration<br>Added absolute maximum ratings<br>Revised terminal functions<br>Revised electrical characteristics<br>Added package information and mechanical drawing<br>Format correction |
| 2.0      | 03-2009 | Revised electrical characteristics   |
| 1.0      | 02-2008 | First release  |