

# MOSFET – Power, Single P-Chanel

-40 V, -30 A, 20.5 m $\Omega$ 

### FDWS9511L-F085

#### **Features**

- Small Footprint (5x6 mm) for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low QG and Capacitance to Minimize Driver Losses
- Wettable Flank Option for Enhanced Optical Inspection
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			$V_{DSS}$	-40	V
Gate-to-Source Voltage			V <sub>GS</sub>	±20	V
Continuous Drain	Steady State	T <sub>C</sub> = 25°C	I <sub>D</sub>	-30	Α
Current R <sub>θJC</sub> (Notes 1, 3)	State	T <sub>C</sub> = 100°C		-30	
Power Dissipation		T <sub>C</sub> = 25°C	$P_{D}$	68.2	W
R <sub>θJC</sub> (Note 1)		T <sub>C</sub> = 100°C	1	34.1	
Continuous Drain	Steady State	T <sub>C</sub> = 25°C	I <sub>D</sub>	-9.1	Α
Current R <sub>0JA</sub> (Notes 1, 2, 3)	State	T <sub>C</sub> = 100°C	1	-6.5	
Power Dissipation		T <sub>C</sub> = 25°C	$P_{D}$	3.0	W
R <sub>θJA</sub> (Notes 1, 2)		T <sub>C</sub> = 100°C	1	1.5	
Pulsed Drain Current	$T_C = 25^{\circ}C$ , $t_p = 10 \ \mu s$		I <sub>DM</sub>	-298	Α
Operating Junction and Storage Temperature Range			T <sub>J</sub> , T <sub>STG</sub>	-55 to +175	°C
Source Current (Body Diode)			Is	-100	Α
Single Pulse Drain-to-Source Avalanche Energy (I <sub>L(pk)</sub> = -25)			E <sub>AS</sub>	25	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			T <sub>L</sub>	260	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State	$R_{\theta JC}$	2.2	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	50	

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted. Current is limited by wirebond configuration
- 2. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.
- Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
-40 V	20.5 mΩ @ –10 V	-30 A
	32.0 mΩ @ -4.5 V	–30 A



P-Channel MOSFET



#### **MARKING DIAGRAM**



A = Assembly Location
Y = Year
WW = Work Week
WL = Assembly Lot

FDWS = Device Code 9511L = Device Code

(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
FDWS9511L-F085	DFNW8 (Power56) (Pb-Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

#### **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	1				I		1
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V, } I_D = -250 \mu\text{A}$		-40			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /				20		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 V$ ,	T <sub>J</sub> = 25°C			-1	μА
		$V_{DS} = -40 \text{ V}$	T <sub>J</sub> = 175°C			-1	mA
Zero Gate Voltage Drain Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = 0$	±16 V			±100	nA
ON CHARACTERISTICS (Note 4)					•		
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}$ , $I_D = -2$	250 μΑ	-1	-1.8	-3	V
Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				-5.1		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = -10 V	I <sub>D</sub> = -30 A		17	20.5	mΩ
		V <sub>GS</sub> = -4.5 V	I <sub>D</sub> = -15 A		26	34	1
CHARGES, CAPACITANCES & GATE	RESISTANCE		•				
Input Capacitance	C <sub>ISS</sub>	$V_{GS}$ = 0 V, f = 100 KHz, $V_{DS}$ = -20 V			1200		pF
Output Capacitance	Coss				470		1
Reverse Transfer Capacitance	C <sub>RSS</sub>				26		1
Gate Resistance	$R_{G}$	V <sub>GS</sub> = 0.5 V, f = 1 MHz			37		Ω
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = -4.5 \text{ V}, V_{DS} = -20 \text{ V}; I_D = -30 \text{ A}$ $V_{GS} = -10 \text{ V}, V_{DS} = -20 \text{ V}; I_D = -30 \text{ A}$			8		nC
					18		1
Threshold Gate Charge	Q <sub>G(TH)</sub>	V <sub>GS</sub> = 0 to -1 V			1		1
Gate-to-Source Gate Charge	Q <sub>GS</sub>	V <sub>DD</sub> = -20 V, I <sub>D</sub> = -30 A			4		1
Gate-to-Drain "Miller" Charge	$Q_{GD}$				3		1
Plateau Voltage	V <sub>GP</sub>				-3.8		V
SWITCHING CHARACTERISTICS					•		-
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{DD}$ = -20 V, $I_{D}$ = -30 A, $V_{GS}$ = -10 V, $R_{GEN}$ = 6 $\Omega$			8		ns
Turn-On Rise Time	t <sub>r</sub>				28		1
Turn-Off Delay Time	t <sub>d(OFF)</sub>				112		
Turn-Off Fall Time	t <sub>f</sub>				40		
DRAIN-SOURCE DIODE CHARACTE	RISTICS						•
Source-to-Drain Diode Voltage	$V_{SD}$	$I_{SD} = -30 \text{ A}, V_{GS} = 0 \text{ V}$			-0.9	-1.3	V
		I <sub>SD</sub> = -15 A, V <sub>GS</sub> = 0 V			-0.85	-1.2	1
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS}$ = 0 V, $dI_{SD}/dt$ = 100 A/ $\mu$ s, $I_{S}$ = -30 A			36		ns
Charge Time	ta				18		
Discharge Time	t <sub>b</sub>				18		
Reverse Recovery Charge	$Q_{RR}$				24		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.

5. Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**




Figure 1. Normalized Power Dissipation vs.

Case Temperature

Figure 2. Maximum Continuous Drain Current vs. Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance





Figure 4. Peak Current Capability


#### TYPICAL CHARACTERISTICS



 $\begin{array}{c} \text{If } R = 0, \ t_{AV} = (L)(I_{AS})/(1.3^*Rated \ BV_{DSS} - V_{DD}) \\ \text{If } R \neq 0, \ t_{AV} = (L/R) \ln[(I_{AS}^*R)/(1.3^*Rated \ BV_{DSS} - V_{DD}) + 1] \\ \text{If } R \neq 0, \ t_{AV} = (L/R) \ln[(I_{AS}^*R)/(1.3^*Rated \ BV_{DSS} - V_{DD}) + 1] \\ \text{Starting } T_J = 25^\circ C \\ \text{Starting } T_J = 150^\circ C \\ \text{NOTE: Refer to } \text{onsemi} \\ \text{Application Notes } \frac{AN7514}{AN7514} \text{ and } \frac{AN7515}{AN7514} \\ \text{0.001} \quad 0.01 \quad 0.1 \quad 1 \quad 10 \quad 100 \\ \text{t}_{AV}, \text{TIME IN AVALANCHE (mS)} \\ \end{array}$ 

Figure 5. Forward Bias Safe Operating Area

Figure 6. Unclamped Inductive Switching Capability







Figure 7. Transfer Characteristics

Figure 8. Forward Diode Characteristics







Figure 9. Saturation Characteristics


Figure 10. Saturation Characteristics


#### **TYPICAL CHARACTERISTICS**



#### PACKAGE DIMENSIONS

## **DFNW8 5.2x6.3, 1.27P**CASE 507AU ISSUE A





LAND PATTERN RECOMMENDATION

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRIMD.

DIM	MILLIMETERS				
Diwi	MIN.	NOM.	MAX.		
Α	0.90	1.00	1.10		
A1	-	-	0.05		
A2	0.65	0.75	0.85		
A3	·	0.30 REF			
b	0.47	0.52	0.57		
b1	0.13	0.18	0.23		
b2		(0.54)			
D	5.00	5.10	5.20		
D1	4.80	4.90	5.00		
D2	3.72	3.82	3.92		
Е	6.20	6.30	6.40		
E1	5.70	5.80	5.90		
E2	3.38	3.48	3.58		
E3	0.30 REF				
E4	0.45 REF				
е	1.27 BSC				
e/2	0.635BSC				
k	1.30	1.40	1.50		
L	0.64	0.74	0.84		
Z	0.24	0.29	0.34		
z1	(0.28)				
θ	0°		12°		

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative