

## 500 mA very low drop voltage regulator



PPAK



DFN6 (2x2)



DFN6 (3x3)



DPAK

### Features

- Input voltage from 2.5 to 16 V
- Very low dropout voltage (300 mV max. at 500 mA load)
- Low quiescent current (200  $\mu$ A typ. @ 500 mA load)
- Available in 1 % precision in PPAK and DFN6 packages, 2 % in DPAK
- 500 mA guaranteed output current
- Wide range of output voltages available on request: adjustable from 0.8 V, fixed up to 12 V in 100 mV steps
- Logic-controlled electronic shutdown
- Power Good (PPAK and DFN packages)
- Fast dynamic response to line and load changes
- Internal current and thermal protection
- Temperature range: - 40 °C to 125 °C

### Applications

- PCs and laptop computers
- Battery-powered equipment
- Industrial and medical equipment
- Portable equipment

Maturity status link

LDFM

### Description

The LDFM is a fast, very low drop linear regulator which operates from an input supply voltage in the range of 2.5 V to 16 V.

It is available in fixed and adjustable output voltage versions, from 0.8 V to 12 V.


The LDFM features high output precision, very low dropout voltage, low noise, and low quiescent current, therefore suitable for low voltage microprocessors and memory applications.

Enable logic control pin and Power Good output are featured on PPAK/DFN packages.

Current and thermal protection are provided.


# 1 Block diagram

Figure 1. Block diagram (generic version)



## 2 Pin configuration

Figure 2. Pin connection (top view)



AM13904V1

Table 1. Pin description DPAK, PPAK

Pin n°		Symbol	Function
PPAK	DPAK		
5	-	ADJ/PG	For adjustable versions: error amplifier input pin. For fixed version: Power Good output
2	1	$V_{IN}$	Input voltage
4	3	$V_{OUT}$	Output voltage
1	-	EN	Enable pin logic input: Low = shutdown, High = active
3	2	GND	Ground
TAB	TAB	GND	Ground

Table 2. Pin description DFN6-2x2 and 3x3

Pin n°	Symbol	Function
2	ADJ/NC	For adjustable versions: error amplifier input pin. For fixed version: not connected
6	$V_{IN}$	Input voltage
1	$V_{OUT}$	Output voltage
5	EN	Enable pin logic input: low = shutdown, high = active
3	PG	Power good output
4	GND	Ground
exposed pad	GND	Ground


### 3 Typical application

Figure 3. Fixed versions



AM13905V1

Figure 4. Adjustable version (PPAK and DFN6 packages only)



AM13906V1

## 4 Absolute maximum ratings

**Table 3. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{IN}$	DC input voltage	- 0.3 to 20	V
$V_{OUT}$	DC output voltage	- 0.3 to $V_{IN} + 0.3$	V
$V_{EN}$	Enable input voltage	- 0.3 to $V_{IN} + 0.3$	V
$V_{ADJ}$	Adjust pin voltage	- 0.3 to 2	V
$V_{PG}$	Power Good pin voltage	- 0.3 to $V_{IN} + 0.3$	V
$I_{LOAD}$	Output current	Internally limited	mA
$P_D$	Power dissipation	Internally limited	mW
$T_{STG}$	Storage temperature range	- 65 to 150	°C
$T_{OP}$	Operating junction temperature range	- 40 to 125	°C

**Note:** Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. All values are referred to GND.

**Table 4. Thermal data**

Symbol	Parameter	Value				Unit
		PPAK	DPAK	DFN6-2x2	DFN6-3x3	
$R_{thJA}$	Thermal resistance junction-ambient	100	100	65	55	°C/W
$R_{thJC}$	Thermal resistance junction-case	8	8	6.5	10	°C/W

## 5 Electrical characteristics

$T_J = 25\text{ }^\circ\text{C}$ ,  $V_{IN} = V_{OUT(NOM)} + 1\text{ V}$  ( For  $V_{OUT} < 1.5\text{ V}$ ;  $V_{IN} = 2.5\text{ V}$ .),  $C_{IN} = 1\text{ }\mu\text{F}$ ,  $C_{OUT} = 2.2\text{ }\mu\text{F}$ ,  $I_{LOAD} = 10\text{ mA}$ ,  $V_{EN} = 2\text{ V}$ , unless otherwise specified.

**Table 5. Electrical characteristics for LDFM (fixed versions)**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{IN}$	Operating input voltage		2.5		16	V
$V_{OUT}$	$V_{OUT}$ accuracy, PPAK and DFN6 versions	$V_{OUT}+1\text{ V} \leq V_{IN} \leq 16\text{ V}^{(1)}$ $I_{LOAD} = 10\text{ mA}$	-1		1	%
		$10\text{ mA} \leq I_{LOAD} \leq 500\text{ mA}$ $T_J = -40\text{ to }125\text{ }^\circ\text{C}$	-1.5		1.5	%
$V_{OUT}$	$V_{OUT}$ accuracy, DPAK version	$V_{OUT}+1\text{ V} \leq V_{IN} \leq 16\text{ V}^{(1)}$ $I_{LOAD} = 10\text{ mA}$	-2		2	%
		$10\text{ mA} \leq I_{LOAD} \leq 500\text{ mA}$ $T_J = -40\text{ to }125\text{ }^\circ\text{C}$	-3		3	%
$\Delta V_{OUT}$	Static line regulation	$V_{OUT}+1\text{ V} \leq V_{IN} \leq 16\text{ V}^{(1)}$		0.01		%V
		$V_{OUT}+1\text{ V} \leq V_{IN} \leq 16\text{ V}^{(1)}$ $T_J = -40\text{ to }125\text{ }^\circ\text{C}$			0.04	
$\Delta V_{OUT}$	Static load regulation	$10\text{ mA} \leq I_{LOAD} \leq 500\text{ mA}$		0.1		%A
		$10\text{ mA} \leq I_{LOAD} \leq 500\text{ mA}$ , $T_J = -40\text{ to }125\text{ }^\circ\text{C}$		0.15	0.4	
		$10\text{ mA} \leq I_{LOAD} \leq 500\text{ mA}$ , $T_J = -40\text{ to }125\text{ }^\circ\text{C}$ DFN6 version			10	mV
$V_{DROP}$	Dropout voltage <sup>(2)</sup>	$I_{LOAD} = 500\text{ mA}$ , $-40\text{ }^\circ\text{C} < T_J < 125\text{ }^\circ\text{C}$		125	300	mV
$I_Q$	Quiescent current	ON mode: $V_{EN} = 2\text{ V}$ $I_{LOAD} = 10\text{ mA to }500\text{ mA}$ , $T_J = -40\text{ to }125\text{ }^\circ\text{C}$		200	800	$\mu\text{A}$
		OFF Mode: $V_{EN} = \text{GND}$ , PPAK and DFN versions		30		
		OFF Mode: $V_{EN} = \text{GND}$ , PPAK and DFN versions, $-40\text{ }^\circ\text{C} < T_J < 125\text{ }^\circ\text{C}$			120	
$I_{SC}$	Short-circuit current			0.8		A
$V_{EN}$	Enable input logic low	$V_{IN} = 2.5\text{ V to }16\text{ V}$ , $-40\text{ }^\circ\text{C} < T_J < 125\text{ }^\circ\text{C}$			0.8	V
	Enable input logic high		2			
$I_{EN}$	Enable pin input current	$V_{EN} = V_{IN}$		5	10	$\mu\text{A}$
PG	Power Good output threshold	Rising edge		$0.92 \cdot V_{OUT}$		V
		Falling edge		$0.8 \cdot V_{OUT}$		
	Power Good output voltage low	$I_{SINK} = 6\text{ mA}$ , open drain output		0.4		

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
SVR	Supply voltage rejection	$V_{IN} = 6\text{ V} \pm 0.5\text{ V}_{\text{RIPPLE}}$ Freq. = 120 Hz, $V_{OUT} = 5\text{ V}$		60		dB
		$V_{IN} = 6\text{ V} \pm 0.5\text{ V}_{\text{RIPPLE}}$ Freq. = 10 kHz, $V_{OUT} = 5\text{ V}$		52		
$e_N$	Output noise voltage	Bw = 10 Hz to 100 kHz, $I_{LOAD} = 100\text{ mA}$ , $C_{OUT} = 2.2\text{ }\mu\text{F}$		45		$\mu\text{V}_{\text{RMS}}/V_{OUT}$
$T_{\text{SHDN}}$	Thermal shutdown			170		°C
	Hysteresis			10		

- For  $V_{OUT} < 1.5\text{ V}$ ;  $V_{IN} = 2.5\text{ V}$ .
- Dropout voltage is the input-to-output voltage difference at which the output voltage is 100 mV below its nominal value. This specification does not apply for output voltages below 1.5 V.

$T_J = 25\text{ }^\circ\text{C}$ ,  $V_{IN} = V_{OUT(\text{NOM})} + 1\text{ V}$  (For  $V_{OUT} < 1.5\text{ V}$ ;  $V_{IN} = 2.5\text{ V}$ ),  $C_{IN} = 1\text{ }\mu\text{F}$ ,  $C_{OUT} = 2.2\text{ }\mu\text{F}$ ,  $I_{LOAD} = 10\text{ mA}$ ,  $V_{EN} = 2\text{ V}$ , unless otherwise specified.

**Table 6. Electrical characteristics for LDFM (adjustable version)**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{IN}$	Operating input voltage		2.5		16	V
$V_{\text{ADJ}}$	Reference voltage	$V_{IN} = V_{OUT} + 1\text{ V}^{(1)}$		0.8		V
	Reference voltage tolerance	$V_{OUT} + 1\text{ V} \leq V_{IN} \leq 16\text{ V}^{(1)}$ $I_{LOAD} = 10\text{ mA}$	-1		1	%
$10\text{ mA} \leq I_{LOAD} \leq 500\text{ mA}$ $T_J = -40\text{ to }125\text{ }^\circ\text{C}$		-1.5		1.5		
$\Delta V_{OUT}$	Static line regulation	$V_{OUT} + 1\text{ V} \leq V_{IN} \leq 16\text{ V}^{(1)}$		0.01		%V
		$V_{OUT} + 1\text{ V} \leq V_{IN} \leq 16\text{ V}$ , $^{(1)}T_J = -40\text{ to }125\text{ }^\circ\text{C}$			0.04	
$\Delta V_{OUT}$	Static load regulation	$10\text{ mA} \leq I_{LOAD} \leq 500\text{ mA}$		0.06		%A
		$10\text{ mA} \leq I_{LOAD} \leq 500\text{ mA}$ , $T_J = -40\text{ to }125\text{ }^\circ\text{C}$		0.2	0.4	
		$10\text{ mA} \leq I_{LOAD} \leq 500\text{ mA}$ , $T_J = -40\text{ to }125\text{ }^\circ\text{C}$ DFN6 version				10
$V_{\text{DROP}}$	Dropout voltage <sup>(2)</sup>	$V_{OUT}$ fixed to 2.5 V, $I_{LOAD} = 500\text{ mA}$ , $-40\text{ }^\circ\text{C} < T_J < 125\text{ }^\circ\text{C}$		125	300	mV
$I_Q$	Quiescent current	ON mode: $V_{EN} = 2\text{ V}$ $I_{LOAD} = 10\text{ mA to }500\text{ mA}$ , $T_J = -40\text{ to }125\text{ }^\circ\text{C}$		200	800	$\mu\text{A}$
		OFF Mode: $V_{EN} = \text{GND}$ , PPAK and DFN versions		30		
		OFF Mode: $V_{EN} = \text{GND}$ , PPAK and DFN versions, $-40\text{ }^\circ\text{C} < T_J < 125\text{ }^\circ\text{C}$				

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{SC}$	Short-circuit current			0.8		A
$V_{EN}$	Enable input logic low	$V_{IN} = 2.5\text{ V to }16\text{ V}, -40\text{ }^{\circ}\text{C} < T_J < 125\text{ }^{\circ}\text{C}$			0.8	V
	Enable input logic high		2			
$I_{EN}$	Enable pin input current	$V_{EN} = V_{IN}$		5	10	$\mu\text{A}$
PG	Power Good output threshold	Rising edge		$0.92 \cdot V_{ADJ}$		V
		Falling edge		$0.8 \cdot V_{ADJ}$		
	Power Good output voltage low	$I_{SINK} = 6\text{ mA}$ , open drain output		0.4		
SVR	Supply voltage rejection	$V_{IN} = V_{OUT} + 1\text{ V} \pm 0.5\text{ V}_{RIPPLE}$ Freq. = 120 Hz, $V_{OUT} = 0.8\text{ V}$		62		dB
		$V_{IN} = V_{OUT} + 1\text{ V} \pm 0.5\text{ V}_{RIPPLE}$ Freq. = 10 kHz, $V_{OUT} = 0.8\text{ V}$		55		
$e_N$	Output noise voltage	Bw = 10 Hz to 100 kHz, $I_{LOAD} = 100\text{ mA}$ . $C_{OUT} = 2.2\text{ }\mu\text{F}$		50		$\mu\text{V}_{RMS}/V_{OUT}$
$T_{SHDN}$	Thermal shutdown			170		$^{\circ}\text{C}$
	Hysteresis			10		

1. For  $V_{OUT} < 1.5\text{ V}$ ;  $V_{IN} = 2.5\text{ V}$ .
2. Dropout voltage is the input-to-output voltage difference at which the output voltage is 100 mV below its nominal value. This specification does not apply for output voltages below 1.5 V.



## 6 Application information

### 6.1 External capacitors

The LDFM requires external capacitors for regulator stability. These capacitors must be selected to meet the requirements of minimum capacitance and equivalent series resistance (see and ). It is advisable to locate the input/output capacitors as close as possible to the relative pins.

#### 6.1.1 Input capacitor

An input capacitor with a minimum value of 1  $\mu\text{F}$  is required with the LDFM. This capacitor must be located a distance of not more than 0.5" from the input pin of the device and returned to a clean analog ground. Any good quality ceramic capacitors can be used for this capacitor.

#### 6.1.2 Output capacitor

It is possible to use ceramic capacitors but the output capacitor must meet the requirements for minimum amount of capacitance and E.S.R. (equivalent series resistance) value.

A minimum capacitance of 2.2  $\mu\text{F}$  is a good choice to guarantee the stability of the regulator. However, other  $C_{\text{OUT}}$  values can be used according to and , showing the allowable ESR range as a function of the output capacitance.

The output capacitor must maintain its ESR in the stable region over the full operating temperature range to assure stability. Also, capacitor tolerance and variation with temperature must be kept in consideration in order to assure the minimum amount of capacitance at all times.

### 6.2 Enable pin operation

The Enable pin can be used to turn OFF the regulator when pulled down, so drastically reducing the current consumption. When the enable feature is not used, this pin must be tied to  $V_{\text{IN}}$  to keep the regulator output ON at all times. To assure proper operation, the signal source used to drive the Enable pin must be able to swing above and below the specified thresholds listed in the electrical characteristics section ( $V_{\text{EN}}$ ). The Enable pin must not be left floating because it is not internally pulled down/up.


### 6.3 Power Good

The LDFM features an open drain Power Good (PG) pin to sequence external supplies or loads and to provide fault detection. This pin requires an external resistor ( $R_{\text{PG}}$ ) to pull PG high when the output is within the PG tolerance window. Typical values for this resistor range from 10 k $\Omega$  to 100 k $\Omega$ .


## 7 Typical performance characteristics

$C_{IN} = C_{OUT} = 1 \mu\text{F}$ ,  $V_{IN} = V_{OUT} + 1 \text{ V}$ ,  $V_{EN}$  to  $V_{IN}$ ,  $I_{OUT} = 10 \text{ mA}$ , unless otherwise specified.


**Figure 5. Output voltage vs temperature**




**Figure 6. Output voltage vs temperature for adjustable**




**Figure 7. Line regulation vs temperature**




**Figure 8. Load regulation vs temperature**










**Figure 9. Short-circuit current vs drop voltage**




**Figure 10. Dropout voltage vs temperature**




**Figure 11. Quiescent current vs temperature ( $I_{OUT} = 10$  mA)**

**Figure 12. Quiescent current vs temperature ( $I_{OUT} = 500$  mA)**

**Figure 13. Shutdown current vs temperature**

**Figure 14. Enable pin current vs temperature**

**Figure 15. Enable high threshold vs temperature**

**Figure 16. Enable low threshold vs temperature**


**Figure 17. Output voltage vs input voltage**



AM12783v1

**Figure 18. Line transient**

 $V_{IN}$  = from 4.5 to 6.5 V,  $I_{OUT}$  = 10 mA,  $t_{rise}$  =  $t_{fall}$  = 10  $\mu$ s,  $C_{OUT}$  = 2.2  $\mu$ F


AMG060720161104MT

**Figure 19. Load transient ( $V_{OUT} = 3.3$  V)**

 $V_{EN} = V_{IN} = 4.5$  V,  $I_{OUT}$  = from 1 to 500 mA,  $t_{rise} = t_{fall} = 5$   $\mu$ s,  $C_{OUT} = 2.2$   $\mu$ F


AMG060720161103MT

**Figure 20. Load transient ( $V_{OUT} = V_{ADJ}$ )**

 $V_{EN} = V_{IN} = 4.5$  V,  $I_{OUT}$  = from 1 to 500 mA,  $t_{rise} = t_{fall} = 5$   $\mu$ s,  $C_{OUT} = 2.2$   $\mu$ F


AMG060720161102MT

**Figure 21. Startup transient**

 $V_{EN} = V_{IN} =$  from 0 to 16 V,  $I_{OUT} = 10$  mA,  $t_{rise} = 10$   $\mu$ s,  $C_{OUT} = 2.2$   $\mu$ F


AMG060720161101MT

**Figure 22. Enable transient**

 $V_{IN} = 4.3$  V,  $V_{EN} =$  from 0 to 4.3 V,  $I_{OUT} = 10$  mA,  $t_{rise} = 100$   $\mu$ s,  $C_{OUT} = 2.2$   $\mu$ F


AMG060720161100MT

**Figure 23. SVR vs frequency ( $V_{OUT} = 5\text{ V}$ )**



AM12784v1

**Figure 24. SVR vs frequency ( $V_{OUT} = V_{ADJ}$ )**


AM12785v1

**Figure 25. Stability plane adj ( $C_{OUT}$ , ESR)**


AM12786v1

**Figure 26. Stability plane 3.3 V ( $C_{OUT}$ , ESR)**



AM12787v1

## 8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

### 8.1 PPAK package information

Figure 27. PPAK package outline




0078180\_F

**Table 7. PPAK mechanical data**

Dim.	mm		
	Min.	Typ.	Max.
A	2.2		2.4
A1	0.9		1.1
A2	0.03		0.23
B	0.4		0.6
B2	5.2		5.4
C	0.45		0.6
C2	0.48		0.6
D	6		6.2
D1		5.1	
E	6.4		6.6
E1		4.7	
e		1.27	
G	4.9		5.25
G1	2.38		2.7
H	9.35		10.1
L2		0.8	1
L4	0.6		1
L5	1		
L6		2.8	
R		0.20	
V2	0°		8°

## 8.2 PPAK packing information


Figure 28. PPAK tape outline



AM08852v1



Figure 29. PPAK reel outline




AM06038v1

Table 8. PPAK tape and reel mechanical data

Tape			Reel		
Dim.	mm		Dim.	mm	
	Min.	Max.		Min.	Max.
A0	6.8	7	A		330
B0	10.4	10.6	B	1.5	
B1		12.1	C	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
E	1.65	1.85	N	50	
F	7.4	7.6	T		22.4
K0	2.55	2.75			
P0	3.9	4.1		Base qty.	2500
P1	7.9	8.1		Bulk qty.	2500
P2	1.9	2.1			
R	40				
T	0.25	0.35			
W	15.7	16.3			

### 8.3 DPAK (TO-252) type A package information


**Figure 30. DPAK (TO-252) package outline**


0068772\_20\_typA

**Table 9. DPAK (TO-252) mechanical data**

Dim.	mm		
	Min.	Typ.	Max.
A	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
c	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1		5.10	
E	6.40		6.60
E1		5.20	
e		2.28	
e1	4.40		4.60
H	9.35		10.10
L	1.00		1.50
(L1)		2.80	
L2		0.80	
L4	0.60		1.00
R		0.20	
V2	0°		8°

Figure 31. DPAK (TO-252) recommended footprint (dimensions are in mm)




Notes:

- 1) This footprint is able to ensure insulation up to 630 Vrms (according to CEI IEC 664-1)
- 2) The device must be positioned within  $\oplus 0.05$  A B


## 8.4 DPAK (TO-252) packing information

**Figure 32. DPAK (TO-252) tape outline**



AM08852v1

Figure 33. DPAK (TO-252) reel outline




AM06038v1

Table 10. DPAK (TO-252) tape and reel mechanical data

Dim.	Tape		Dim.	Reel	
	mm			mm	
	Min.	Max.		Min.	Max.
A0	6.8	7	A		330
B0	10.4	10.6	B	1.5	
B1		12.1	C	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
E	1.65	1.85	N	50	
F	7.4	7.6	T		22.4
K0	2.55	2.75			
P0	3.9	4.1		Base qty.	2500
P1	7.9	8.1		Bulk qty.	2500
P2	1.9	2.1			
R	40				
T	0.25	0.35			
W	15.7	16.3			

## 8.5 DFN6 (2x2x0,90) package information

Figure 34. DFN6 (2x2) package outline




**Table 11. DFN6 (2x2) mechanical data**

Dim.	mm		
	Min.	Typ.	Max.
A	0.80	0.90	1.00
A1	0.00	0.02	0.05
b	0.25	0.30	0.35
D	2.00 BSC		
E	2.00 BSC		
e	0.65 BSC		
D2	1.45		1.70
E2	0.85		1.10
L	0.20		0.30
K	0.15		
aaa	0.05		
bbb	0.10		
ccc	0.10		
ddd	0.05		
eee	0.08		
N	6		



Figure 35. DFN6 (2x2) recommended footprint




Notes:

- 1) This footprint is able to ensure insulation up to 60 Vrms (according to CEI IEC 664-1)
- 2) The device must be positioned within  $\boxed{\oplus 0.02 \text{ A B}}$

8518828\_B

## 8.6 DFN6 (2x2) packing information

Figure 36. DFN6 (2 x 2 mm) reel outline




Note: Drawing not in scale

Table 12. DFN6 (2 x 2 mm) tape and reel mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A			180
C	12.8		13.2
D	20.2		
N	60		
T			14.4
A0		2.4	
B0		2.4	
K0		1.3	
P0		4	
P		4	

## 8.7 DFN6 (3x3) package information

Figure 37. DFN6 (3x3) package outline




7946637\_C

Table 13. DFN6 (3x3) mechanical data


Dim.	mm		
	Min.	Typ.	Max.
A	0.80		1
A1	0	0.02	0.05
A3		0.20	
b	0.23		0.45
D	2.90	3	3.10
D2	2.23		2.50
E	2.90	3	3.10
E2	1.50		1.75
e		0.95	
L	0.30	0.40	0.50

Figure 38. DFN6 (3x3) recommended footprint

FOOTPRINT RECOMMENDED




7946637\_C

**8.8 DFN6 (3x3 mm) packing information**
**Figure 39. DFN6 (3x3) tape outline**


\* - 10 SPROCKET HOLE PITCH CUMULATIVE TOLERANCE  $\pm 0.20$

7875978\_N

Figure 40. DFN6 (3x3 mm) reel outline



7875978\_N

Table 14. DFN6 (3x3) tape and reel mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A0	3.20	3.30	3.40
B0	3.20	3.30	3.40
K0	1	1.10	1.20

## 9 Ordering information

**Table 15. Order code**

DKAK	PKAK	DFN6 (2x2)	DFN6 (3x3)	Output voltage
LDFM33DT-TR	LDFM33PT-TR	LDFM33PVR	LDFM33PUR	3.3 V
LDFM50DT-TR	LDFM50PT-TR			5 V
	LDFMPPT-TR	LDFMPVR	LDFMPUR	ADJ from 0.8 V

## Revision history

**Table 16. Document revision history**

Date	Revision	Changes
28-Aug-2012	1	Initial release.
22-Nov-2013	2	Part numbers LDFM and LDFM50 have been unified under LDFM. Updated the Features and the Description in cover page. Cancelled <i>Table 1: Device summary</i> . Updated <i>Section 2: Pin configuration</i> , <i>Section 3: Typical application</i> , <i>Section 4: Absolute maximum ratings</i> , <i>Section 5: Electrical characteristics</i> and <i>Section 8: Package information</i> . Added <i>Section 8.7: DFN6 (3 x 3 mm) packing information</i> and <i>Section 9: Order code</i> . Minor text changes.
15-Jun-2015	3	Updated <i>Table 5: Electrical characteristics for LDFM (fixed versions)</i> and <i>Table 6: Electrical characteristics for LDFM (adjustable version)</i> . Minor text changes.
05-Sep-2016	4	Updated <i>Section 9: "Ordering information"</i> . Minor text changes.
05-Jul-2017	5	Updated <i>Section 9: "Ordering information"</i> . Minor text changes.
03-May-2021	6	Added unit $\Delta V_{OUT}$ in <i>Table 6</i> . Updated <i>Figure 6</i> and <i>Figure 14</i> .



## Contents

<b>1</b>	<b>Block diagram</b> .....	<b>2</b>
<b>2</b>	<b>Pin configuration</b> .....	<b>3</b>
<b>3</b>	<b>Typical application</b> .....	<b>4</b>
<b>4</b>	<b>Absolute maximum ratings</b> .....	<b>5</b>
<b>5</b>	<b>Electrical characteristics</b> .....	<b>6</b>
<b>6</b>	<b>Application information</b> .....	<b>9</b>
<b>6.1</b>	External capacitors .....	9
<b>6.1.1</b>	Input capacitor .....	9
<b>6.1.2</b>	Output capacitor .....	9
<b>6.2</b>	Enable pin operation .....	9
<b>6.3</b>	Power Good .....	9
<b>7</b>	<b>Typical performance characteristics</b> .....	<b>10</b>
<b>8</b>	<b>Package information</b> .....	<b>14</b>
<b>8.1</b>	PPAK package information .....	14
<b>8.2</b>	PPAK packing information .....	16
<b>8.3</b>	DPAK (TO-252) package information .....	18
<b>8.4</b>	DPAK (TO-252) packing information .....	21
<b>8.5</b>	DFN6 (2x2) package information .....	23
<b>8.6</b>	DFN6 (2x2) packing information .....	26
<b>8.7</b>	DFN6 (3x3) package information .....	27
<b>8.8</b>	DFN6 (3x3) packing information .....	29
<b>9</b>	<b>Ordering information</b> .....	<b>31</b>
	<b>Revision history</b> .....	<b>32</b>
	<b>Contents</b> .....	<b>33</b>
	<b>List of tables</b> .....	<b>34</b>
	<b>List of figures</b> .....	<b>35</b>

## List of tables

<b>Table 1.</b>	Pin description DPAK, PPAK . . . . .	3
<b>Table 2.</b>	Pin description DFN6-2x2 and 3x3 . . . . .	3
<b>Table 3.</b>	Absolute maximum ratings . . . . .	5
<b>Table 4.</b>	Thermal data . . . . .	5
<b>Table 5.</b>	Electrical characteristics for LDFM (fixed versions) . . . . .	6
<b>Table 6.</b>	Electrical characteristics for LDFM (adjustable version) . . . . .	7
<b>Table 7.</b>	PPAK mechanical data . . . . .	15
<b>Table 8.</b>	PPAK tape and reel mechanical data . . . . .	17
<b>Table 9.</b>	DPAK (TO-252) mechanical data . . . . .	19
<b>Table 10.</b>	DPAK (TO-252) tape and reel mechanical data . . . . .	22
<b>Table 11.</b>	DFN6 (2x2) mechanical data . . . . .	24
<b>Table 12.</b>	DFN6 (2 x 2 mm) tape and reel mechanical data . . . . .	26
<b>Table 13.</b>	DFN6 (3x3) mechanical data . . . . .	28
<b>Table 14.</b>	DFN6 (3x3) tape and reel mechanical data . . . . .	30
<b>Table 15.</b>	Order code . . . . .	31
<b>Table 16.</b>	Document revision history . . . . .	32

## List of figures

<b>Figure 1.</b>	Block diagram (generic version)	2
<b>Figure 2.</b>	Pin connection (top view)	3
<b>Figure 3.</b>	Fixed versions	4
<b>Figure 4.</b>	Adjustable version (PPAK and DFN6 packages only)	4
<b>Figure 5.</b>	Output voltage vs temperature	10
<b>Figure 6.</b>	Output voltage vs temperature for adjustable	10
<b>Figure 7.</b>	Line regulation vs temperature	10
<b>Figure 8.</b>	Load regulation vs temperature	10
<b>Figure 9.</b>	Short-circuit current vs drop voltage	10
<b>Figure 10.</b>	Dropout voltage vs temperature	10
<b>Figure 11.</b>	Quiescent current vs temperature ( $I_{OUT} = 10 \text{ mA}$ )	11
<b>Figure 12.</b>	Quiescent current vs temperature ( $I_{OUT} = 500 \text{ mA}$ )	11
<b>Figure 13.</b>	Shutdown current vs temperature	11
<b>Figure 14.</b>	Enable pin current vs temperature	11
<b>Figure 15.</b>	Enable high threshold vs temperature	11
<b>Figure 16.</b>	Enable low threshold vs temperature	11
<b>Figure 17.</b>	Output voltage vs input voltage	12
<b>Figure 18.</b>	Line transient	12
<b>Figure 19.</b>	Load transient ( $V_{OUT} = 3.3 \text{ V}$ )	12
<b>Figure 20.</b>	Load transient ( $V_{OUT} = V_{ADJ}$ )	12
<b>Figure 21.</b>	Startup transient	12
<b>Figure 22.</b>	Enable transient	12
<b>Figure 23.</b>	SVR vs frequency ( $V_{OUT} = 5 \text{ V}$ )	13
<b>Figure 24.</b>	SVR vs frequency ( $V_{OUT} = V_{ADJ}$ )	13
<b>Figure 25.</b>	Stability plane adj ( $C_{OUT}$ , ESR)	13
<b>Figure 26.</b>	Stability plane 3.3 V ( $C_{OUT}$ , ESR)	13
<b>Figure 27.</b>	PPAK package outline	14
<b>Figure 28.</b>	PPAK tape outline	16
<b>Figure 29.</b>	PPAK reel outline	17
<b>Figure 30.</b>	DPAK (TO-252) package outline	18
<b>Figure 31.</b>	DPAK (TO-252) recommended footprint (dimensions are in mm)	20
<b>Figure 32.</b>	DPAK (TO-252) tape outline	21
<b>Figure 33.</b>	DPAK (TO-252) reel outline	22
<b>Figure 34.</b>	DFN6 (2x2) package outline	23
<b>Figure 35.</b>	DFN6 (2x2) recommended footprint	25
<b>Figure 36.</b>	DFN6 (2 x 2 mm) reel outline	26
<b>Figure 37.</b>	DFN6 (3x3) package outline	27
<b>Figure 38.</b>	DFN6 (3x3) recommended footprint	28
<b>Figure 39.</b>	DFN6 (3x3) tape outline	29
<b>Figure 40.</b>	DFN6 (3x3 mm) reel outline	30

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics – All rights reserved