8V19N407

DATA SHEET

General Description

8V19N407 is a fully integrated FemtoClock® NG Jitter Attenuator and Clock Synthesizer. The device is a high-performance clock solution for conditioning and frequency/phase management of wireless base station radio equipment boards and is optimized to deliver excellent phase noise performance. The device supports JESD204B subclass 0 and 1 clock implementations. The device is very flexible in programming of the output frequency and phase. A two-stage PLL architecture supports both jitter attenuation and frequency multiplication. The first stage PLL is the jitter attenuator and uses an external VCXO for best possible phase noise characteristics.The second stage PLL lock on the VCXO-PLL output signal and synthesizes the target frequency. The second-stage PLL use an internal VCO.

The device supports the clock generation of high-frequency clocks from the VCO and low-frequency system reference signals (SYSREF). The system reference signals are internally synchronized to the clock signals. Delay functions exist for achieving alignment and controlled phase delay between system reference and clock signals and to align/delay individual output signals. The input is monitored for activity. The "hold-over" is provided to handle clock input failure scenarios. Auto-lock, individually programmable output frequency dividers and phase adjustment capabilities are added for flexibility. The device is configured through a 4-wire SP serial interface and reports lock and signal loss status in internal registers and optionally via an lock detect (nINT) output. The device is packaged in a lead-free (RoHS 6) 72-lead VFQFN package. The extended temperature range supports wireless infrastructure, telecommunication and networking end equipment requirements. The device is a member of the high-performance clock family from IDT.

Features

- **•** Core timing unit for JESD204B wireless infrastructure clocks
- **•** Fourth generation FemtoClock® NG technology
- **•** First stage PLL uses an external VCXO for jitter attenuation
- **•** Second PLL stage facilitates an integrated VCO for frequency synthesis
- 8V19N407-19: $f_{VCO} = 1900 2000$ MHz
- 8V19N407-24: $f_{VCO} = 2400 2500$ MHz
- **•** Five differential configurable LVPECL, LVDS clock outputs with a variable output amplitude
- **•** Four differential LVDS system reference (SYSREF) signal outputs
- **•** Synchronization between clock and system reference signals
- **•** Wide input frequency range supported by 8-bit pre- and 15-bit VCXO-PLL feedback divider
- Output clock frequencies: f_{VCO} ÷ N
- **•** Three independent output clock frequency dividers N (range of ÷1 to ÷96)
- **•** Phase delay capabilities for alignment/delay for clock and SYSREF signals
- **•** Individual output phase adjustment (Clock): one-period of the selected VCO frequency in 64 steps
- **•** Individual output phase adjustment (SYSREF): approximately half-period of the selected VCO frequency in 8 steps
- **•** Internal, SPI controlled SYSREF pulse generation
- SYSREF frequencies: $f_{VCO} \div N_S$
- SYSREF frequency dividers N_S: ÷64 to ÷2048 (10 dividers)
- **•** Clock input compatible with LVPECL, LVDS and LVCMOS signals
- **•** Dedicated power-down features for reducing power consumption
- **•** Input clock monitoring
- **•** Holdover for temporary loss of input signal scenarios
- **•** Support of output power-down and output disable
- **•** Typical clock output phase noise at 614.4MHz:

- **•** RMS phase noise of 614.4 MHz clock (12kHz 20MHz): <100fs (typical)
- **•** Status conditions with programmable functionality for loss-of-lock and loss of reference indication
- **•** Lock detect (nINT) output for status change indication
- **•** LVCMOS/LVTTL compatible SPI serial interface
- **•** 3.3V core and output supply mode
- **•** Supports 3.3V I/O logic levels for all control pins
- **•** -40°C to +85°C ambient operating temperature
- **•** Lead-free (RoHS 6) 72-lead VFQFN package

Block Diagram

Pin Assignment

72-pin, 10mm x 10mm VFQFN Package

Pin Description

Table 1. Pin Descriptions ¹

Table 1. Pin Descriptions (Continued)¹

Table 1. Pin Descriptions (Continued)¹

Table 1. Pin Descriptions (Continued)¹

NOTE 1. Pulldown and Pullup refer to internal input resistors. See [Table 4B,](#page-27-0) Input/Output Characteristics, for typical values.

Principles of Operation

The 8V19N407 is a dual stage PLL clock synthesizer. The first stage is the VCXO-PLL that uses an external VCXO device as a high-quality oscillator and provides jitter attenuation to the input clock signal. The second stage is a FemtoClock NG synthesizer PLL with an internal VCO for flexible output frequency generation. By configuring the 8-bit integer pre-scaler P_V and the 15-bit integer feedback divider M_V , the VCXO-PLL can accommodate a wide range of input and VCXO frequencies. The input (P_V) and VCXO-PLL feedback (M_V) dividers must be set to match the frequency of the phase detector (PFD_V). The VCO of the second stage PLL is designed to support center frequencies within the specified VCO range. This VCO has its own PLL feedback divider (M_F) which must be set to match the VCXO-PLL frequency (first loop) to its center frequency range. [Table 2A](#page-6-0) shows the supported input, feedback and output dividers.

The output signal of the second stage FemtoClock NG PLL is then distributed to the individual clock dividers, delay stages and outputs. The device has five clock outputs (QCLK), organized in the three output banks A, B and C. Each output bank has an individual integer clock divider N for clock frequency generation. See [Table 2E](#page-7-0) for a list of supported output frequencies.

The jitter-attenuated clock signal from the VCXO-PLL is routed to the QVCXO output. The phase noise of this output corresponds to the quality of the used external VCXO.

The devices supports the generation of up to four non-periodic or periodic synchronization signals (SYSREF). The SYSREF signals are generated internally from the VCO clock source, therefore the SYSREF outputs (QREF) are synchronous to the QCLK outputs. The SYSREF signals have a pulse repetition rate of $f_{VCO} \div N_S$ (the N_S divider can be configured to one of 10 frequency dividers. See [Table](#page-6-0) [2A\)](#page-6-0).

Each QCLK output bank signal can be individually phase-delayed to achieve a specific phase alignment relative to each other and relative to any QREF (SYSREF) clock output. The four QREF outputs can be individually re-configured as device clocks for additional flexibility.

In an alternatively operation mode, the VCXO input stage can by bypassed for applications with multiple 8V19N407 devices locking to a common source clock. In such an application, the first device acts as a jitter attenuator and the second device acts as a low phase noise frequency synthesizer. The first device provides the input signal to the second 8V19N407 at e.g. 122.88MHz. The second 8V19N407 is used in VCXO-bypass mode and its second stage PLL locks to the jitter-attenuated clock input signal of the first device.

The device is configured through an SPI interface. Configurations are established by setting or resetting internal bits, which are organized in eight 32-bit words. The SPI interface also supports read-back of configuration settings.

Table 2A. PLL Divider Settings

NOTE 1. Example list of VCXO frequencies for VCO frequency of 2457.6MHz. The M_F divider has a range from M_F = 8 to M_F = 255. $f_{\rm VCKO}$ = 2457.6 \div M_F. See [Table 3C](#page-17-0) for register configuration.

Table 2C. VCXO-PLL Bypass Settings¹

NOTE 1. See [Table 3I](#page-21-0) for register configuration.

Input Reference

The 8V19N407 is designed for high-reliability applications and supports input frequency monitoring. If no activity has been detected on any clock input within a fixed time period, then the reference is considered to be invalid and an internal status flag is set. This is a loss of signal event (LOS) and sets the STAT0 status bit. See also [Table 2Q](#page-13-0) for an overview of supported status functions. The VCXO-PLL provides a temporary hold-over in LOS situations.The device enters a hold-over state in any of the following cases:

- the clock signal is invalid (LOS)
- the HOLD bit is set to logic 1 (hold-over)

Table 2D. Holdover¹

NOTE 1. See [Table 3I](#page-21-0) for register configuration.

VCXO-PLL

The charge pump current of the PLL is configurable in small steps by writing the desired charge pump current amount into a SPI register. 64 steps of 20µA are available, the range pump current range is 0µA to 1.26mA. See CPV[5:0], [Table 3I](#page-21-0) for available settings.

Clock Outputs

Output Divider

From the VCO frequency the three independent clock output dividers N_A , N_B and N_C scale the frequency down to the desired clock output frequencies. (see [Table 2E\)](#page-7-0). The output dividers N_A , N_B and N_C can be set via internal registers. The configuration and re-configuration of any of the output dividers requires the SPI write sequence described in [Section, "Clock Output Divider Reset Sequence, \(Sequence S1\)"](#page-13-1) [on page 14](#page-13-1).

Table 2E. NA, B, C Frequency Divider Settings¹

NOTE 1. Individual setting for each output bank A, B and C. See [Table 3E](#page-19-0) for register configuration.

Table 2F. NA, B, C Example Frequency Divider Settings

NOTE 1. 1920MHz: 8V19N407-19 NOTE 2. 2457.6MHz: 8V19N407-24 NOTE 3. 2500MHz: 8V19N407-24

Output Format

All differential device clock outputs (QCLK) can be individually configured in format (LVPECL, LVDS), output amplitude, state (enable, disable) and power state (power on, power off). Outputs in LVPECL format are terminated to a termination voltage V_T according to the configured output amplitude. Outputs in LVDS format are terminated 100 Ω across the terminals. The outputs of the 8V19N407 was designed for flexibility in amplitude control. The output offset voltage changes with amplitude. For strict LVDS compliance, it is recommended to AC-couple the LVDS outputs and re-bias to $V_{BIAS} =$ 1.25V. The lowest output amplitude settings correspond with the least amount of power consumed. Unused clock outputs may not be terminated externally to save current consumption. The QCLK outputs LVPECL, LVDS format configuration is shown in [Table 2G.](#page-8-0) For LVPECL format, set $EF = 1$ and terminate the LVPECL output pair 50 Ω to the specified recommended termination voltage shown in Table $2G$. For LVDS format, set $EF = 0$ and terminate the output pair 100Ω across the QCLK, nQCLK terminals. Independent on the state of the EF bit, the A[1:0] bits control the output amplitude of QCLK outputs.

Table 2G. QCLK Output Control¹

NOTE 1. Individual setting for each output QCLKA[1:0], QCLKB[1:0] and QCLKC.

Each QCLK output can be individually disabled to the logic low state by clearing the corresponding OUTEN bit. See [Table 2H](#page-8-1) for details.

Table 2H. QCLK Output Enable¹

NOTE 1. Individual setting for each output QCLKA[1:0], QCLKB[1:0] and QCLKC.

Clock channel power: Setting the corresponding nPOWER bit will power-down the N divider and delay stage of an clock output channel to save operating currents in situations of an output channel not used for frequency generation.

Table 2I. Clock Channel Power Operation¹

NOTE 1. Individual setting for each clock channel A, B and C (dividers N_A, N_B, N_C and clock delay stages Φ_A , Φ_B , Φ_C). See Table [3E](#page-19-0) for register configuration.

SYSREF Outputs (QREF)

Each QREF output can be individually configured as SYSREF output or as clock output by setting the corresponding MUX bit. For JESD204B-operation, configure QREF outputs as SYSREF outputs. See [Table 2J](#page-9-0) for details.

Table 2J. QREF Output Configuration¹

NOTE 1. Individual setting for each output QREF output QREFA[1:0], QREFB[1:0].

Clock mode (MUX = 0): QREF outputs operate as additional clock outputs, increasing the available clock signal fanout. In this mode, the output amplitude can be configured to one of three different values. In clock mode, the output frequency of is controlled by the N divider of the corresponding device clock output. For instance, the divider N_A controls the output frequency of both QCLKA0, A1 and QREFA0, A1. The QREF output delay setting is controlled by the delay circuit Φ of the associated clock output QCLK. See [Table 2K](#page-9-1) for details.

Table 2K. QREF Output Control (MUX = 0)

JESD204B (SYSREF) Operation (MUX = 1): The QREF outputs support the generation of SYSREF pulses in JESD204B applications. The delay stages can be used to establish repeatable phase relationships of QCLK outputs to each other and to the SYREF signals QREF: the QCLK delay stages support 64 steps of delay and the QREF outputs support additional 8 steps of fine-delay.

See [Table 2P](#page-12-0) and [Section, "SYSREF Generation" on page 12](#page-11-0). Each individual QREF output can also be disabled into logic low state by clearing the OUTEN bit. For SYSREF operation, the QREF outputs should be configured as shown in [Table 2L](#page-9-2):

Table 2L. QREF Output Control¹ (SYSREF, MUX = 1)

NOTE 1. Individual setting for each output QREF output QREFA[1:0], QREFB[1:0].

SYSREF power down features: Setting the corresponding n POWER bit will power-down the Φ delay circuit. A QREF output buffer can be powered-down by setting $A[1:0] = 00$. The QREF outputs automatically power-down when SRO = 0 (counted pulse mode) and no SYSREF pulses are generated. QREF outputs will power up automatically for SYSREF pulse generation, controlled by the SYSREF generation sequence (see [Section, "QREF Phase](#page-13-2) [Delay and SYSREF Synchronization Sequence, \(Sequence S2\)" on](#page-13-2) [page 14](#page-13-2)). Applications not using a QREF output should power the delay circuit down (n POWER = 1) and also power off the output buffer (set $MUX = 0$, $A[1:0] = 00$). Powered-down output buffers save operating current even with presence of external terminations. See [Table 2M](#page-10-0) and [Table 2K](#page-9-1) for details.

Synchronization and Phase Alignment

QCLK Outputs

The 8V19N407 has output dividers which generate the supported clock frequencies at outputs QCLK synchronously. After the SPI controlled synchronization of output dividers, all output clocks QCLK will be in alignment with each other. Outputs which selected different output dividers are aligned on the incident rising edge.

QCLK Delay Circuits

The clock outputs QCLK have an individual delay element (Φ) to advance/delay its clock output phase of an clock output bank if an offset is desired on a particular output. The delay circuit operates by inserting a delay into the clock signal coming out of the individual QCLK bank outputs by a discrete number of one clock period of the FemtoClock NG VCO. The user may select a number of steps to insert via the appropriate register. Each of the two output banks supports 64 steps of phase delay (the delay unit is a function of the internal VCO frequency. See [Table 2O](#page-11-1)). For fine delay, the SYSREF outputs have individual phase delay circuits, each delay circuit supports eight steps. See [Table 2P.](#page-12-0)

The delay capabilities of the clock and SYSREF outputs can be used to establish a specific, repeatable phase relationship between any QCLK and QREF outputs. QREF outputs that are configured with the same delay value are aligned to each other.

Table 2M. $\Phi_{\mathbf{A}}, \Phi_{\mathbf{B}}, \Phi_{\mathbf{C}}$ QCLK Phase Delay¹

NOTE 1. Individual setting for each clock output Bank A, B and C.

NOTE 2. 1920MHz: 8V19N407-19.

NOTE 3. 2457.6MHz: 8V19N407-24.

NOTE 4. 2500MHz: 8V19N407-24.

$\text{Table 2N. } \Phi_{A0}, \Phi_{A1}, \Phi_{B0}, \Phi_{B1}$ SYSREF Phase Delay¹²

NOTE 1. t_{Delay} is implemented by inserting a buffer delay of 165ps ($\pm 20\%$ tolerance).

NOTE 2. Individual setting for each SYSREF delay stages. See [Table 3G](#page-20-0) for register configurations.

QREF (SYSREF) to QCLK Phase Alignment

The QREF outputs have a deterministic phase relation to the QCLK outputs. The delay circuits in both QCLK and QREF paths add phase offset to configure the phase relationship of each QCLK and QREF pair. There are 64 delay steps for each QCLK output bank and additional 8 delay steps on each QREF output. The QCLK delay unit is equal to one VCO period, the QREF delay unit is equal to approximately one half VCO period (fine delay). Each QCLK output bank and each QREF output can be individually advanced, aligned or delayed with respect to an incident QCLK rising edge. See [Figure](#page-10-1) [1:](#page-10-1) For phase alignment between the incident edge of QCLK outputs and QREF, set the phase delay to $\Phi = 9$ (QCLK) and $\Phi = 0$ (QREF). As a pre-condition for alignment of SYSREF pulses to the incident clock edge, set the SYSREF synchronizer divider to the least common multiple value of clock dividers N_A and N_B (see [Table 3K](#page-22-0)).

SYSREF Generation

The QREF outputs generate SYSREF signal pulses that support JESD204B synchronization functions. Following SYSREF pulse generation modes are available and configurable by SPI:

- Counted pulse mode: 1 to 255 pulses are generated by the device. SYSREF activity stops automatically after the transmission of the selected number of pulses and the QREF output powers down.
- Continuous mode. The SYSREF signal is a clock signal.

. **Table 2O. SYSREF Generation¹ ²**

The generation of SYSREF pulses is configured by SPI commands and is available after the initial setup of output clock divider and QREF phase delay stages.

An essential part of the SYSREF generation is the sequence of SPI commands to apply to synchronize the SYSREF pulses to the clock divider and delay state machines.

NOTE 1. SRO and SRPC are global settings. See [Table 2P](#page-12-0) for the setting sequence to apply.

NOTE 2. SYSREF setting should only be used with 400mV and 700mV amplitude setting.

QCLK Phase Delay and SYSREF Synchronization Sequence (S2)

Precondition: Delay circuits are set to powered-up (nPOWER = 0). Set MUX = 1 to assign the SYSREF function to the QREF outputs, N_S to the SYSREF pulse rate and configure the SYSREF synchronizer divider value to the least common multiple value of N_A and N_B .

- Write SR_REQ0 = 1 (register 5). QREF outputs will power up.
- Write SR_REQ1 = 1 (register 25): N_S dividers are reset and synchronize.
- Write SR_RESET = 1 (register 29): Continuous clocks or a number of specified pulses will be generated at QREF outputs.

See [Table 2P](#page-12-0) for detailed description of the sequences.

Restart function: Set SRO = 1 and apply

sequence S2

Device Start-up, Reset and Synchronization

After the 8V19N407 first powers-up, an internal reset signal is auto-generated. The registers are initialized with the default values listed in the table for each register.

During startup, it is not required to apply an input clock to the CLK input: the VCXO-PLL will "free-run" with the frequency of the external VCXO. The control voltage to the external VCXO (LFV pin) will be held at $V_{DD}/2$ to support fast PLL lock and the VCXO-PLL will begin operation with their charge pumps in the middle of their operating range.

As a second step, the user should write the desired PLL dividers. Configure other operation settings such the output divider, SYSREF divider and output phase delay settings into the registers and apply software-controlled divider reset and QREF phase delay stage synchronization sequences. This is done by two separate SPI-controlled reset procedures which should be applied in the order below. First, apply the output divider reset sequence:

Clock Output Divider Reset Sequence, (Sequence S1)

- **•** step 1: write logic 1 to the NR_REQ0 register bit
- **•** step 2: write logic 1 to the NR_REQ1 register bit
- **•** step 3: write logic 1 to the NR_RESET bit

This completes the reset of the output divider stages. Each subsequent change of any N output divider value requires to re-apply above divider reset sequence.

Then, configure the delay stages and when completed, apply the second sequence to synchronize the QREF output delay stages:

QREF Phase Delay and SYSREF Synchronization Sequence, (Sequence S2)

- **•** step 1: write logic 1 to the SR_REQ0 register bit
- **•** step 2: write logic 1 to the SR_REQ1 register bit
- **•** step 3: write logic 1 to the SR_RESET bit

This completes the synchronization of the delay stages. The clock divider reset sequence and the QREF phase delay & SYSREF synchronization sequence must be done in two separate SPI write cycles (do not combine both sequences in a single SPI write).

If sequences S1 and S2 are programmed in any order other than that which is recommended, this could result in an unknown state of the SYSREF generation. In order to reactivate the SYSREF Synchronization Sequence, power down QREF outputs by programming nPOWER bits to "1". The device is now ready for a new SYSREF Synchronization Sequence.

Any change of the output divider values or delay stage configuration requires to re-apply initialization/ synchronization through the respective SPI sequence individually.

When synchronizing the output delay stages through the synchronization sequence, care must be taken prevent writing a logic 1 to the NR_REQ0, NR_REQ1, NR_RESET register bits in the same base register write cycle (write a logic 0 to these bits, which will not affect them).

The QREF phase delay and SYSREF synchronization sequence is also used to trigger the synchronized generation of SYSREF pulses. The last steps, it is recommended to clear all interrupts in preparation to start monitoring the devices status bits.

Status Conditions & Interrupts

The 8V19N407 has an interrupt output to signal changes in status conditions. Settings for status conditions may be accessed in the Status and Interrupt Enable registers. The 8V19N407 has several conditions that can indicate faults and status changes in the operation of the device. These are shown in [Table 2Q](#page-13-0) and can be monitored directly in the status registers. A changed bit on any or all of these can be programmed to generate an interrupt signal (nINT) via settings in the Interrupt Enable registers.

Table 2Q. Status Bit Functions

For the reference monitor circuit, if there has been no activity on the reference input for three consecutive clock edges (of the feedback 1st-stage VCXO signal) then the appropriate status bit will transition to a 0. It will not return to 1 until activity has resumed for three clock edges.

The lock detect circuit operate by monitoring the loop filter voltage on the first PLL (VCXO-PLL). If the monitored voltage exceeds a range, this indicates an out-of-lock condition.

It is normal when attempting to achieve lock for there to be multiple times when an out-of-lock condition as described above would occur before a full, stable lock is achieved. To prevent a bouncing status, the lock detect bit will not become asserted until the lock is stable. Once a stable lock has been achieved, this de-bounce circuit is deactivated so the lock-detect bit will de-assert immediately if a subsequent out-of-lock condition occurs.

The Interrupt and Interrupt Enable registers are used to control the behavior of the nINT output based on changes in the status indicators. If any of the status indicators STAT[1:0] change, that will set the corresponding INT[1:0] bit of the Interrupt registers. If any of the INT[1:0] bits are set and their corresponding interrupt enable bit INTEN[1:0] is asserted, it will generate an interrupt (low level on nINT).

Interrupts are cleared by writing a 1 to the appropriate INT[1:0] bit(s) in the Interrupt register after the underlying fault condition has been resolved. When all valid interrupt sources have been cleared in this manner, this will release the nINT output until the next unmasked fault.

SPI Mode Operation with MISO Output in High Impedance

SPI mode slave operation requires that some function external to the 8V19N407 has performed any necessary serial bus arbitration and/or address decoding at the level of the board or system. By default, the MISO data output is in high-impedance state. The 8V19N407 begins a cycle by detecting an asserted (low) state on the nLE input at a rising edge of SPICLK. This is also coincident with the first bit of data being shifted into the device. In SPI mode, the first bit is the Most Significant Bit (MSB) of the data word being written. Data must be written in 32-bit words, with nLE remaining asserted and one data bit being shifted in to the 8V19N407 on every rising edge of SPICLK. If nLE is deasserted (high) at any time except following the $32nd$ falling edge of SPICLK, then this is treated as an error and the shift register contents are discarded. No data is written to any internal registers. If nLE is deasserted (high) as expected after the 32nd falling edge of SPICLK, then this will result in the shift register contents being acted on according to the instructions (address $+$ R/W) in it. During write operation, the MISO output remains in high-impedance state. The word format of the 32-bit quantity in the shift register is shown in [Figure 2.](#page-14-0) The register fields in the 8V19N407 have been organized

so that the 4 LSBs in each 32-bit register row are not used for data transfer. Three of these bits will represent the base address for the eight 32-bit base registers and the 4th bit indicates whether a read or write operation is requested. If a read operation is requested, 32-bits of read data will be provided in the immediately subsequent access. The nLE must be deasserted (high) and then reasserted (low). On the first SPICLK rising edge, once nLE is re-asserted to low state, the MISO output will turn to active state and one data bit will be placed on the MISO output at each rising edge of SPICLK as long as nLE remains asserted (low). If nLE is deasserted (high) before 32-bits of read data have been shifted out, the read cycle will be considered to be completed. If nLE remains asserted (low) longer than 32-bit times, then the data during those extra clock periods will be undefined. The MSB of the data will be presented first. When nLE is de-asserted (high), the MISO output will go into high impedance state and the SPI bus is available for transactions with other devices.

Table 2R. SPI Read / Write Cycle Timing Parameters

Table 2S. SPI Interface I/O Voltage Select

Register Descriptions

The Serial Control port of the 8V19N407 supports SPI mode operation. Below indicates how registers may be accessed.

Table 3A. . Register Map

Table 3A. . Register Map (Continued)

PLL Divider Control Registers

The divider control registers contains the frequency divider settings for the VCXO-PLL and FemtoClock NG PLL.

Table 3B. PLL Divider Control Register Bit Allocations

Table 3C. PLL Divider Control Register Function Descriptions

QCLK, QVCXO Control Registers

The QCLK, QVCXO Device Clock Output Control Registers contain the settings for the clock frequency divider, phase delay, power state, enable state, signal format and signal amplitude.

Table 3E. QCLK, QVCXO Control Register Function Descriptions

QREF Output Control Registers

The QREF Control Registers contain the settings for the SYSREF output enable, power state, signal source and phase delay. Since the registers have an identical format and bit meaning, they are described only once.

Table 3F. QREF Output Control Register Bit Allocations

Table 3G. QREF Output Control Register Function Descriptions¹

NOTE 1. Subscript "n" represents the output number.

VCXO-PLL Control Registers

The device control register contains settings for the VCXO-PLL charge pump and VCXO control voltage polarity and VCXO-bypass.

Table 3H. VCXO-PLL Control Register Bit Allocations

Table 3I. VCXO-PLL Control Register Function Descriptions

SYSREF Control Registers

The SYSREF pulse count register (SRPC) contains the binary setting for the number of SYSREF pulses generated by the device.

Table 3J. SYSREF Control Register Bit Allocations

Table 3K. SYSREF Control Register Function Descriptions

Table 3K. SYSREF Control Register Function Descriptions (Continued)

FemtoClock NG PLL Control Registers

The FemtoClock NG registers contain the setting for the divider, selection and power state.

Table 3L. FemtoClockNG PLL Control Register Bit Allocations

Table 3M. FemtoClockNG PLL Control Register Function Descriptions

Status Registers

This register contains the clock status bits STAT[2:0] and latched copies of these bits (INT[1:0]).

Table 3N. Status Register Bit Allocations

Table 3O. Status Register Function Descriptions

Interrupt Enable Register

This register controls the interrupt functions of the 8V19N407.

Table 3P. Interrupt Enable Register Bit Allocations

Table 3Q. Interrupt Enable Register Function Descriptions

Reset Control Registers

The Reset Control Registers contain the settings for the register controlled-reset and restart capabilities of the device. Output divider reset (NR_REQ0, NR_REQ1, NR_RESET): the divider reset sequence is required after device startup and after any N divider value change. See [Section, "Clock Output Divider Reset Sequence,](#page-13-1) [\(Sequence S1\)" on page 14](#page-13-1).

The QREF phase delay and SYSREF synchronization sequence is required for the synchronization of the delay stages after each delay stage configuration, and is also applicable for the generation of SYSREF pulses. Sequence: write a logic 1 to SR_REQ0, SR_REQ1 and SR_RESET in this order to generate a programmable number of SYSREF pulses at all enabled QREF outputs. See [Section, "QREF](#page-13-2) [Phase Delay and SYSREF Synchronization Sequence, \(Sequence](#page-13-2) [S2\)" on page 14](#page-13-2).

Table 3R. Reset Control Register Bit Allocations

NOTE 1. See [Section, "Clock Output Divider Reset Sequence, \(Sequence S1\)" on page 14.](#page-13-1)

NOTE 2. See [Section, "QREF Phase Delay and SYSREF Synchronization Sequence, \(Sequence S2\)" on page 14](#page-13-2).

Absolute Maximum Ratings

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Absolute Maximum Ratings

Table 4B. Pin Characteristics

DC Electrical Characteristics

Table 5A. Power Supply DC Characteristics, $V_{DDX} = V_{DDQX} = 3.3V \pm 5\%$, $T_A = -40^{\circ}C$ to $+85^{\circ}C^{1, 2, 3, 4}$

NOTE 1. V_{DDx} denotes V_{DD1,} V_{DD2,} V_{DD3,} V_{DD4,} V_{DD5,} V_{DD6}, V_{DD7.}

NOTE 2. V_{DDQx} denotes V_{DDQA,} V_{DDQB,} V_{DDQC.}

NOTE 3. I_{DDx} denotes I_{DD1,} I_{DD2,} I_{DD3,} I_{DD4}, I_{DD5,} I_{DD6}, I_{DD7}.

NOTE 4. I_{DDQx} denotes I_{DDQA,} I_{DDQB,} I_{DDQC.}

NOTE 5. Both VCXO-PLL and FemtoClock NG PLL are locked and all output clocks are running (QREFn are in QCLK mode). SYSREF delay stages and synchronizer control are disabled.

NOTE 6. Outputs not terminated.

NOTE 7. Outputs not terminated with 100Ω across the differential pair.

Table 5B. LVCMOS/LVTTL DC Characteristics, $V_{DDX} = V_{DDQX} = 3.3V \pm 5\%$ **,** $T_A = -40^{\circ}C$ **to** $+85^{\circ}C^{1}$ **, ²**

NOTE 1. V_{DDx} denotes: V_{DD1} , V_{DD2} , V_{DD3} , V_{DD4} , V_{DD5} , V_{DD6} and V_{DD7} .

NOTE 2. V_{DDQx} denotes V_{DDQA,} V_{DDQB,} V_{DDQC.}

Table 5C. Differential Input DC Characteristics, $V_{DD5} = 3.3V \pm 5\%$, $T_A = -40\degree$ C to $+85\degree$ C

Table 5D. LVPECL DC Characteristics (QCLKn, EF = 1), $V_{DDQx} = 3.3V \pm 5\%$, GND = 0V, T_A = -40°C to +85°C¹

NOTE 1. V_{DDQx} denotes: V_{DDQA,} V_{DDQB,} V_{DDQC.}

NOTE 2. Outputs terminated with 50 Ω to V_{DDQx} – 1.5V (400mV amplitude setting), V_{DDQx} – 2.0V (700mV amplitude setting), V_{DDOx} – 2.5V (1000mV amplitude setting).

Table 5E. LVDS DC Characteristics (QCLKn, EF = 0), V_{DDQx} = 3.3V \pm 5%, GND = 0V, T_A = -40°C to +85°C¹

NOTE 1. V_{DDQx} denotes V_{DDQA,} V_{DDQB,} V_{DDQC.}

NOTE 2. V_{OS} changes with V_{DD} .

Table 5F. LVDS DC Characteristics (QREFn), V_{DDQx} = 3.3V \pm 5%, GND = 0V, T_A = -40°C to +85°C⁻¹

NOTE 1. V_{DDQx} denotes V_{DDQA} , V_{DDQB} , V_{DDQC} .

NOTE 2. V_{OS} changes with V_{DD} .

AC Electrical Characteristics

Table 6A. AC Characteristics, $V_{DDX} = V_{DDQX} = 3.3V \pm 5\%$, GND = 0V, $T_A = -40^{\circ}$ C to $+85^{\circ}$ C 1

$\bf{Table 6A. \, AC \, Characteristics, \, V_{DDX}} = V_{DDQX} = 3.3V \pm 5\%, \, \bf{GND = 0V, \, T_A = -40^\circ C \ to \ +85^\circ C}$ $\rm{\bf{\rm{\,\, 1\,\, (Continued)}}}$

NOTE 1. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions. V_{DDQx} denotes V_{DDQA,} V_{DDQB,} V_{DDQC}. V_{DDx} denotes V_{DD1,} V_{DD2}, V_{DD3}, V_{DD4}, V_{DD5,} V_{DD6}, V_{DD7}.

NOTE 2. Used as clock output.

NOTE 3. V_{II} should not be less than -0.3V.

NOTE 4. Common mode input voltage is defined as the signal crosspoint.

NOTE 5. LVPECL outputs terminated with 50 Ω to V_{DDQx} – 1.5V (400mV amplitude setting), V_{DDQx} – 2.0V (700mV amplitude setting), V_{DDQx} – 2.5V (1000mV amplitude setting).

- NOTE 6. LVDS outputs terminated 100 Ω across terminals.
- NOTE 7. This parameter is defined in accordance with JEDEC standard 65.

NOTE 8. Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential cross points.

NOTE 9. Single-ended output nINT terminated according to [Figure 12.](#page-47-0)

Table 6B. 8V19N407-19 QCLK Phase Noise and Jitter Characteristics, V_{DDx} = V_{DDQx} = 3.3V ± 5%, GND = 0V, TA **= -40°C to +85°C 1, 2, 3, 4, 5, 6**

DIDT

- NOTE 1. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.
- NOTE 2. V_{DDQx} denotes V_{DDQA,} V_{DDQB,} V_{DDQC}, V_{DDx} denotes V_{DD1,} V_{DD2,} V_{DD3}, V_{DD4}, V_{DD5}, V_{DD6}, V_{DD7}
- NOTE 3. Phase noise and spurious specifications apply for device operation with QREFn outputs inactive (no SYSREF pulses generated).
- NOTE 4. A VCXO has been used with Phase Noise and Spurious Attenuation measurements with typical offset values of 1kHz -131dBc/Hz, 10kHz -155dBc/Hz, 100kHz -160dBc/Hz and 1MHz -162dBc/Hz.
- NOTE 5. Voltage regulator to supply V_{DDX} was used with a typical power supply rejection ratio of 80dB at 1kHz and ultra low noise generation with a typical value of 3nV/ \sqrt{Hz} at 10kHz and 7nV/ \sqrt{Hz} at 1kHz.
- NOTE 6. Outputs configured as LVDS 700mV.

Table 6C. 8V19N407-24 QCLK Phase Noise and Jitter Characteristics, V_{DDx} = V_{DDQx} = 3.3V ± 5%, GND = 0V, **T**A **= -40°C to +85°C 1, 2, 3, 4, 5, ⁶**

Table 6C. 8V19N407-24 QCLK Phase Noise and Jitter Characteristics, V_{DDx} = V_{DDQx} = 3.3V ± 5%, GND = 0V, TA **= -40°C to +85°C 1, 2, 3, 4, 5, ⁶**

NOTE 1. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 2. V_{DDQx} denotes V_{DDQA,} V_{DDQB,} V_{DDQC}, V_{DDx} denotes V_{DD1,} V_{DD2,} V_{DD3,} V_{DD4,} V_{DD5,} V_{DD6}, V_{DD7.}

NOTE 3. Phase noise and spurious specifications apply for device operation with QREFn outputs inactive (no SYSREF pulses generated).

- NOTE 4. A VCXO has been used with Phase Noise and Spurious Attenuation measurements with typical values of 1kHz -131dBc/Hz, 10kHz -155dBc/Hz, 100kHz -160dBc/Hz and 1MHz -162dBc/Hz.
- NOTE 5. Voltage regulator to supply V_{DDX} was used with a typical power supply rejection ratio of 80dB at 1kHz and ultra low noise generation with a typical value of $3nV/\sqrt{Hz}$ at 10kHz and $7nV/\sqrt{Hz}$ at 1kHz.

NOTE 6. Outputs configured as LVDS 700mV.

Table 6D. 8V19N407-19 QREF Phase Noise and Spurious Characteristics, $V_{DDX} = V_{DDQX} = 3.3V \pm 5\%$, GND = 0V, $T_A = -40^\circ C$ **to +85°C1, 2, 3, 4, 5, ⁶**

NOTE 1. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

- NOTE 2. V_{DDQx} denotes V_{DDQA,} V_{DDQB,} V_{DDQC.} V_{DDx} denotes V_{DD1,} V_{DD2,} V_{DD3,} V_{DD4}, V_{DD5,} V_{DD6}, V_{DD7.}
- NOTE 3. Phase noise specifications are applicable for all outputs.
- NOTE 4. A VCXO has been used with Phase Noise and Spurious Attenuation measurements with typical values of 1kHz -131dBc/Hz, 10kHz -155dBc/Hz, 100kHz -160dBc/Hz and 1MHz -162dBc/Hz.
- NOTE 5. Voltage regulator to supply V_{DDX} was used with a typical power supply rejection ratio of 80dB at 1kHz and ultra low noise generation with a typical value of 3nV/ \sqrt{Hz} at 10kHz and 7nV/ \sqrt{Hz} at 1kHz.
- NOTE 6. Outputs configured as LVDS 700mV.

Table 6E. 8V19N407-24 QREF Phase Noise and Spurious Characteristics, $V_{DDx} = V_{DDOx} = 3.3V \pm 5\%$, GND = 0V, $T_A = -40^\circ \text{C}$ to $+85^\circ \text{C}^{\mathbf{1}, \mathbf{2}, \mathbf{3}, \mathbf{4}, \mathbf{5}, \mathbf{6}}$

NOTE 1. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 2. V_{DDQx} denotes V_{DDQA,} V_{DDQB,} V_{DDQC}. V_{DDx} denotes V_{DD1}, V_{DD2,} V_{DD3}, V_{DD4}, V_{DD5}, V_{DD6}, V_{DD7}.

NOTE 3. Phase noise specifications are applicable for all outputs active, Nx not equal.

NOTE 4. A VCXO has been used with Phase Noise and Spurious Attenuation measurements with typical values of 1kHz -131dBc/Hz, 10kHz -155dBc/Hz, 100kHz -160dBc/Hz and 1MHz -162dBc/Hz.

NOTE 5. Voltage regulator to supply V_{DDX} was used with a typical power supply rejection ratio of 80dB at 1kHz and ultra low noise generation with a typical value of 3nV/ \sqrt{Hz} at 10kHz and 7nV/ \sqrt{Hz} at 1kHz.

NOTE 6. Outputs configured as LVDS 700mV.

Typical Phase Noise at 1228.8MHz

Typical Phase Noise at 156.25MHz

Typical Phase Noise at 983.04MHz

Typical Phase Noise at 245.76MHz

FEMTOCLOCK[®] NG JITTER ATTENUATOR AND CLOCK SYNTHESIZER 41 41

Parameter Measurement Information

Differential Input Level

LVPECL Output Rise/Fall Time

Differential Output Duty Cycle/Pulse Width/Period

Applications Information

Recommendations for Unused Input and Output Pins

Inputs:

LVCMOS Control Pins

All control pins have internal pullups or pulldowns; additional resistance is not required but can be added for additional protection. A 1 $k\Omega$ resistor can be used.

Outputs:

LVPECL Outputs

Any unused LVPECL output pair can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

LVDS Outputs

All unused LVDS output pairs can be either left floating or terminated with 100 Ω across. If they are left floating, there should be no trace attached.

Wiring the Differential Input to Accept Single-Ended Levels

[Figure 4](#page-43-0) shows how a differential input can be wired to accept single ended levels. The reference voltage $V_1= V_{DD}/2$ is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the V₁in the center of the input voltage swing. For example, if the input clock is driven from a single-ended 2.5V LVCMOS driver and the DC offset (or swing center) of this signal is 1.25V, the R1 and R2 values should be adjusted to set the V1 at 1.25V. The values below are for when both the single ended swing and V_{DD} are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should

equal the transmission line impedance. For most 50Ω applications, R3 and R4 can be 100 Ω . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced while maintaining an edge rate faster than 1V/ns. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however V_{IL} cannot be less than -0.3V and V_{IH} cannot be more than V_{DD} + 0.3V. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.

Figure 4. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels

3.3V Differential Clock Input Interface

The CLK /nCLK accepts LVDS, LVPECL and other differential signals. Both differential inputs must meet the V_{PP} and V_{CMB} input requirements. [Figure 5A](#page-44-0) to [Figure 5C](#page-44-1) show interface examples for the CLK /nCLK input with built-in 50 Ω terminations driven by the most

Figure 5A. CLK/nCLK Input Driven by a 3.3V LVPECL Driver

 $3.3V$ $.50\Omega$ CI K R1
100 Ω **CL** 50Ω Receiver LVDS

Figure 5B. CLK/nCLK Input Driven by a 3.3V LVDS Driver

common driver types. The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.

Figure 5C. CLK/nCLK Input Driven by a 3.3V LVPECL Driver

VFQFN EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in [Figure 6](#page-45-0). The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific

and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Lead frame Base Package, Amkor Technology.

Figure 6. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)

Termination Information

Termination for QCLK LVPECL Outputs (EF = 1)

[Figure 7](#page-46-0) shows an example of the termination for a QCLK LVPECL driver. In this example, the transmission line characteristic impedance is 50 Ω . The R1 and R2 50 Ω resistors are matched load terminations and are terminated to the voltage V_T . V_T should be set to a voltage according to the output amplitude in [Table 2G](#page-8-0). The termination resistors must be placed close to the receiver (line end)

Figure 7. QCLK LVPECL (EF = 1) Output Termination

Termination for QCLK LVDS Outputs (EF = 0)

[Figure 8](#page-46-1) and [Figure 9](#page-46-2) show examples of the termination for a QCLK and QREF LVDS drivers. In these examples, the transmission line characteristic impedance is 50 Ω . The 100 Ω resistor R is matched to the line impedance. The output amplitude is configurable, see [Table](#page-8-0) [2G.](#page-8-0) The termination resistor must be placed close to the receiver (line end) or is internal to the receiver.

Figure 8. QCLK LVDS (EF = 0) Output Termination

Figure 9. DC Termination for QREF LVDS Outputs

AC Termination for QREF LVDS Outputs

[Figure 10](#page-47-1) shows an example of the AC termination for the QREF LVDS driver. In this example, the transmission line characteristic impedance is 50 Ω . A 100 Ω AC-line termination must be placed close to the receiver (line end) or is internal to the receiver. The receiver input should be re-biased according to its common mode range specifications.

Figure 10. AC Termination for QREF LVDS Outputs

Figure 11. AC Termination for QREF LVDS Outputs

Termination for Single-ended Outputs (nINT)

[Figure 12](#page-47-0) shows an example of the series termination for the nINT LVCMOS driver. In this example, the transmission line characteristic impedance is 50 Ω .

Figure 12. Termination for single-ended Outputs

Schematic Example

[Figure 13](#page-49-0) and [Figure 14](#page-50-0) (next page) show an example 8V19N407 application schematic in which the device is operated at $V_{DD} = 3.3V$.

 This example focuses on functional connections and is not configuration specific. Refer to the pin description and functional tables in the datasheet to ensure that the logic control inputs are properly set for the application.

The required generic VCXO shown requires a separate power filter and a termination for the VCXO output type. Since the type is not specified, neither is a specific termination. The loop filter for the external VCXO is three poles for best out of band rejection. The corresponding loop filter for the internal VCO is specified as three poles even though only two poles are populated. This leaves the option of increasing the filter order based on system level test.

The output terminations and clock receivers shown in [Figure 13](#page-49-0) are representative examples. AC coupled LVDS terminations are also permissible as shown in the [Section, "Termination Information".](#page-46-3)

As with any high speed analog circuitry, the power supply pins are vulnerable to board supply or device generated noise. This device requires an external voltage regulator for the V_{DDx} pins for isolation of board supply noise. This regulator is indicated in the schematic by the two different power supplies, VREG_3.3V and 3.3V. Consult the voltage regulator specification for details of the required performance.

To achieve optimum jitter performance, power supply isolation is required to minimize device generated noise. The 8V19N407 provides separate power supplies to isolate any high switching noise from coupling into the internal PLL as shown in [Figure 14.](#page-50-0)

In order to achieve the best possible filtering, it is recommended that the placement of the filter components be on the device side of the PCB as close to the power pins as possible. If space is limited the 0.1uf capacitor in each power pin filter should be placed on the device side. The other components can be on the opposite side of the PCB. Pull up and pull down resistors to set configuration pins can all be placed on the PCB side opposite the device side to free up device side area if necessary.

Power supply filter recommendations are a general guideline to be used for reducing external noise from coupling into the devices. The filter performance is designed for a wide range of noise frequencies. This low-pass filter starts to attenuate noise at approximately 10kHz. If a specific frequency noise component is known, such as switching power supplies frequencies, it is recommended that component values be adjusted and if required, additional filtering be added. Additionally, good general design practices for power plane voltage stability suggests adding bulk capacitance in the local area of all devices.

For additional layout recommendations and guidelines, contact clocks@idt.com.

Figure 13. Signal I/O, External VCXO and Loop Filters

Figure 14. Power Filters

Power Considerations

The 8V19N407 device was designed and characterized to operate within the ambient extended temperature range of -40°C to 85°C.The ambient temperature represents the temperature around the device, not the junction temperature. Extreme care must be taken to avoid exceeding the 125°C junction temperature, potentially damaging the device.

Equations and example calculations are also provided below.

1. Power Dissipation.

The power dissipation for the 8V19N407 is the product of supply voltage and total I_{DD} . The following is the power dissipation for $V_{DD} = 3.3V + 5\% = 3.465V$ at ambient temperature of 85°C.

Maximum current at 85°C, I_{DD_TOTAL_MAX} = I_{DD_MAX} + I_{DDQ_MAX} (All QCLKx and QVCXO are running with 700mV amplitude in LVDS mode and Continuous SYSREFs are running with 400mV amplitude in LVDS mode)

Total Power Dissipation: $P_D = V_{DD_MAX} * I_{DD_MAX} = 3.465V * (370mA + 620mA) = 3.430W$

2. Junction Temperature.

Junction temperature, Tj, signifies the hottest point on the device and exceeding the specified limit could cause device reliability issues. The maximum recommended junction temperature is 125°C.

For devices like this and in systems where most heat escapes from the bottom exposed pad of the package, θ_{JB} is the primary thermal resistance of interest.

The equation to calculate Tj using θ_{JB} is: Tj = θ_{JB} * P_D + T_B

 Tj = Junction Temperature

 θ_{JB} = Junction-to-Board Thermal Resistance

 P_D = Device Power Dissipation (example calculation is in section 1 above)

 T_B = Board Temperature

In order to calculate junction temperature, the appropriate junction-to-board thermal resistance θ_{JB} must be used. Assuming a 2-ground plane board, the appropriate value of θ_{JB} is 0.713°C/W per [Table 7](#page-51-0) below.

Therefore, Tj for a PCB maintained at 115°C with all outputs switching is:

 115° C + 3.430W $*$ 0.713°C/W = 117.4°C which is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, heat transfer method, the type of board (multi-layer) and the actual maintained board temperature. The below table is for two ground planes. The thermal resistance will change as the number of layers in the board changes or if the board size change and other changes in other factors impacts heat dissipation in the system.

Table 7. Thermal Resistances for 72-Lead VFQFN Package

NOTE: Applicable to PCBs with two ground planes.

NOTE: ePAD size is 8.4mm x 8.4mm and connected to ground plane in PCB through 8 x 8 Thermal Via Array.

NOTE: In devices where most of the heat exits through the bottom ePAD, θ_{JB} is commonly used for thermal calculations.

Transistor Count

The transistor count for 8V19N407 is: 46,972

72 VFQFN Package Information

Ordering Information

Table 8. Ordering Information with MISO Output in High Impedance

Revision History Sheet

Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA

Sales 1-800-345-7015 or 408-284-8200 Fax: 408-284-2775 www.IDT.com

Tech Support email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the inform document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably
expected

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications, such as
those circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Product specification subject to change without notice. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.