



User Guide

EVB-ATEK150P3-01

Document Code : 023-113101
Revision No : 04
Revision Date : 16/04/2022


Revisions

Revision No	Revision Date	Revision Reason	Section / Page No
1.0	28.07.2021	Initial Release	
1.1	08.01.2022	Format and Content Fixed	
1.2	18.02.2022	Content Fixed	
1.3	16.04.2022	Content Fixed	

INDEX

1	GENERAL INFORMATION	3
2	DESIGN INFORMATION	4
2.1	SCHEMATIC	4
2.2	BOM	4
3	TYPICAL PERFORMANCE PLOTS.....	5

1 GENERAL INFORMATION




PIN Name	Definition	Comment
CO1	RF IN	SMA Connector
CO2	RF OUT	SMA Connector
J1 Right	VDD	2.54mm Header
J1 Left	GND	2.54mm Header

Notes:

1. VDD Voltage is detailed in Datasheet.
2. The definition of right and left is valid for this view of PCB.

2 DESIGN INFORMATION

2.1 SCHEMATIC




2.2 BOM

Designator	Footprint	Qty	Comment	PN
C1, C2	0402	2	100nF	
C3	0402	1	100pF	
C4	0402	1	10nF	
C5	CASEA	1	2.2uF	
CO1, CO2	SMA Connector	2	SMA Connector	
FB1	0402	1	Ferrite Bead	
J1	2x1 Header	1	2x1 Header	
U1	ATEKQ3316	1	LNA	ATEK150P3


3 TYPICAL PERFORMANCE PLOTS

Conditions unless otherwise specified: VDD = 5 V, T=25 C, CW. For details, please refer to the datasheet.


Gain Wideband




Gain Low Frequency



Input Return Loss



Output Return Loss



Isolation

