

QS3251 Advanced Information

High-Speed CMOS QuickSwitch® 8:1 Mux / Demux

QS3251**FEATURES/BENEFITS**


- 5Ω switches connect inputs to outputs
- Pin compatible to the 74F251, 74FCT251, and 74FCT251T
- Undershoot clamp diodes on all I/Os
- Low power CMOS proprietary technology
- Zero propagation delay
- TTL-compatible control inputs
- Zero ground bounce in flow-through mode
- TTL compatible control inputs
- Available in 16-pin DIP, SOIC, & QSOP



DESCRIPTION

The QS3251 is a high speed CMOS TTL-compatible 8:1 multiplexer/demultiplexer. The QS3251 has 3-state outputs. The QS3251 is function and pinout compatible QuickSwitch version of the 74F251, 74FCT251 and the 74ALS/AS/LS251 8:18:1 multiplexers. The low on resistance (5 ohms) of the 3251 allows inputs to be connected outputs without adding propagation delay and without generating additional ground bounce noise.

FUNCTION TABLE

E	Select			3251	Function
	S2	S1	S0		
H	X	X	X	Hi-Z	Disable
L	L	L	L	I0	S2-0 = 0
L	L	L	H	I1	S2-0 = 1
L	L	H	L	I2	S2-0 = 2
L	L	H	H	I3	S2-0 = 3
L	H	L	L	I4	S2-0 = 4
L	H	L	H	I5	S2-0 = 5
L	H	H	L	I6	S2-0 = 6
L	H	H	H	I7	S2-0 = 7

BLOCK DIAGRAM

QS3251 Advanced Information**QS3251 PINOUT****PDIP, SOIC, QSOP****HQSOP****ALL PINS TOP VIEW**

Note: Available in both 150 mil wide SOIC (package code S1) and 300 mil SOIC (package code S0).

3251 PIN DESCRIPTION

Name	I/O	Description
I0-7	I	Data Inputs
S0-2	I	Select Inputs
E	I	Enable
Y	O	Data Output

QS3251 Advanced Information**ABSOLUTE MAXIMUM RATINGS**

Supply Voltage to Ground..... -0.5V to +7.0V
DC Switch Voltage V_S -0.5V to V_{CC} + 0.5V
DC Input Voltage V_I -0.5V to V_{CC} + 0.5V
AC Input Voltage (for a pulse width ≤ 20 ns)..... -3.0V
DC Input Diode Current with $V_I < 0$ -20 mA
DC Channel Current Max. current/pin..... 120 mA
Maximum Power Dissipation..... 0.5 watts
T_{TG} Storage Temperature..... -65° to +165°C

CAPACITANCE

TA = 25 °C, f = 1 MHz, Vin = 0V, Vout = 0 V

Pins	SOIC		QSOP		PDIP		Unit
	Typ	Max	Typ	Max	Typ	Max	
Controls	3		3		4		pF
QuickSwitch Channels	7		7		8		pF

Note: Capacitance is characterized but not tested

QS3251 Advanced Information


DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Commercial $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5.0\text{V}\pm5\%$ Military $T_A = -55^\circ\text{C}$ to 125°C , $V_{CC} = 5.0\text{V}\pm10\%$

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V_{IH}	Input HIGH Voltage	Guaranteed Logic HIGH for Control Inputs	2.0	-	-	Volts
V_{IL}	Input LOW Voltage	Guaranteed Logic LOW for Control Inputs	-	-	0.8	Volts
$ I_{IN} $	Input Leakage Current	$0 \leq V_{IN} \leq V_{CC}$	-	-	5	μA
$ I_{OZ} $	Off State Current (Hi-Z)	$0 \leq V_{IN} \leq V_{CC}$	-	-	5	μA
$ I_{OS} $	Short Circuit Current (2)	$Y(I) = 0\text{V}, I(Y) = V_{CC}$	300			mA
V_{IC}	Clamp Diode Voltage	$V_{CC} = \text{Min}, I_{IN} = -18\text{ mA}$	-	-0.7	-1.2	Volts
R_{ON}	Switch On Resistance (Note 3)	$V_{CC} = \text{Min}, V_{IN} = 0.0\text{ Volts}$ $I_{ON} = 30\text{ mA}$	-	5	7	Ω
		$V_{CC} = \text{Min}, V_{IN} = 2.4\text{ Volts}$ $I_{ON} = 15\text{ mA}$	-	10	15	Ω

Notes:

1. Typical values indicate $V_{CC}=5.0\text{V}$ and $T_A=25^\circ\text{C}$.
2. Not more than one output should be used to test this high power condition, and the duration is 1 second.
3. Measured by voltage drop between A and Y pin at indicated current through the switch. On resistance is determined by the lower of the voltages on the two pins.
4. During input/output leakage testing all pins are at a High or Low state, and the \overline{OE} control is High.

On Resistance vs V_{IN} @ 4.75 V_{CC} 

QS3251 Advanced Information**POWER SUPPLY CHARACTERISTICS**

Symbol	Parameter	Test Conditions (1)	Min	Typ	Max	Unit
Icc	Quiescent Power Supply Current	Vcc = MAX, Vi = GND or Vcc, f = 0	-	-	2.5	mA
ΔIcc	Pwr Supply Current, per Input High (2)	Vcc = MAX, Input = 3.4 V, f = 0 Per control input	-	-	3.5	mA
Qccd	Dynamic Pwr Supply Current per mHz (3)	Vcc = MAX, I & Y pins open, Control input toggling @ 50% duty cycle	-	-	0.25	mA/ MHz

Notes:

1. For conditions shown as MIN or MAX use the appropriate values specified under DC specifications.
2. Per TTL driven input (Vi=3.4V, control inputs only). I and Y pins do not contribute to Icc.
3. Guaranteed by design. This current applies to the control inputs only and represents the current required to switch internal capacitance at the specified frequency. The I and Y inputs generate no significant AC or DC currents as they transition.

QS3251 Advanced Information

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Commercial $T_A = 0^\circ C$ to $70^\circ C$, $V_{cc} = 5.0V \pm 5\%$ Military $T_A = -55^\circ C$ to $125^\circ C$, $V_{cc} = 5.0V \pm 10\%$
 $C_{load} = 50 \text{ pF}$, $R_{load} = 500\Omega$ unless otherwise noted.

Symbol	Description	Note	Com		MIL		Unit
			Min	Max	Min	Max	
t _{IY}	Data Propagation Delay In to Y	2,3		0.25		0.25	ns
t _{SY}	Switch Turn On Delay S _n to Y	1	0.5	6.6	0.5	7.6	ns
t _{EY}	Switch Turn On Delay En to Y	1,2	0.5	6.0	0.5	7.0	ns
t _{PHZ} t _{PLZ}	Switch Turn Off Delay En to Y	1	0.5	6.0	0.5	7.0	ns

Notes:

1. See Test Circuit and Waveforms. Minimums guaranteed but not tested.
2. This parameter is guaranteed by design but not tested.
3. The bus switch contributes no propagation delay other than the RC delay of the on resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25 ns for 50 pF load. Since this time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch when used in a system is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.