SCES352C - JUNE 2001 - REVISED SEPTEMBER 2001	

<ul> <li>Member of the Texas Instruments Widebus™ Family</li> </ul>	DGG OR DGV PACKAGE (TOP VIEW)	
<ul> <li>TI-OPC<sup>™</sup> Circuitry Limits Ringing on Unevenly Loaded Backplanes</li> </ul>	IMODE1 1 48 IMODE0 Al1 2 47 BIAS V <sub>CC</sub>	
<ul> <li>OEC<sup>™</sup> Circuitry Improves Signal Integrity and Reduces Electromagnetic Interference</li> </ul>	AO1 [] 3 46 ]] B1 GND [] 4 45 [] GND	
<ul> <li>Bidirectional Interface Between GTLP Signal Levels and LVTTL Logic Levels</li> </ul>	AI2 5 44 0EAB AO2 6 43 B2	
<ul> <li>Split LVTTL Port Provides a Feedback Path for Control and Diagnostics Monitoring</li> </ul>	V <sub>CC</sub> [] 7 42 ] <u>ERC</u> AI3 [] 8 41 [] OEAB	
<ul> <li>LVTTL Interfaces Are 5-V Tolerant</li> </ul>	AO3 9 40 B3	
<ul> <li>High-Drive GTLP Open-Drain Outputs (100 mA)</li> </ul>	GND [] 10 39 [] GND AI4 [] 11 38 [] CLKAB/LEA	٩B
<ul> <li>LVTTL Outputs (-24 mA/24 mA)</li> </ul>	AO4 [] 12 37 [] B4 AO5 [] 13 36 [] B5	
<ul> <li>Variable Edge-Rate Control (ERC) Input</li> </ul>	AUS [] 13 36 [] 85 AIS [] 14 35 [] CLKBA/LEE	٩A
Selects GTLP Rise and Fall Times for	GND [] 15 34 [] GND	
Optimal Data-Transfer Rate and Signal	AO6 🛛 16 33 🗍 B6	
Integrity in Distributed Loads	AI6 🛛 17 32 🕽 OEBA	
<ul> <li>I<sub>off</sub>, Power-Up 3-State, and BIAS V<sub>CC</sub></li> </ul>	V <sub>CC</sub>	
Support Live Insertion	AO7 🛛 19 🛛 30 🖓 B7	
<ul> <li>Distributed V<sub>CC</sub> and GND Pins Minimize</li> </ul>		<
High-Speed Switching Noise	GND 21 28 GND	
<ul> <li>Latch-Up Performance Exceeds 100 mA Per</li> </ul>		
JESD 78, Class II	AI8 23 26 V <sub>REF</sub> OMODE0 24 25 OMODE1	
<ul> <li>ESD Protection Exceeds JESD 22</li> </ul>		

- ESD Protection Exceeds JESD 22

   2000-V Human-Body Model (A114-A)
  - 1000-V Charged-Device Model (C101)

### description

The SN74GTLP2033 is a high-drive, 8-bit, three-wire registered transceiver that provides inverted LVTTL-to-GTLP and GTLP-to-LVTTL signal-level translation. The device allows for transparent, latched, and flip-flop modes of data transfer with separate LVTTL input and LVTTL output pins, which provides a feedback path for control and diagnostics monitoring, the same functionality as the SN74FB2033. The device provides a high-speed interface between cards operating at LVTTL logic levels and a backplane operating at GTLP signal levels. High-speed (about three times faster than standard LVTTL or TTL) backplane operation is a direct result of GTLP's reduced output swing (<1 V), reduced input threshold levels, improved differential input, OEC<sup>™</sup> circuitry, and TI-OPC<sup>™</sup> circuitry. Improved GTLP OEC and TI-OPC circuits minimize bus-settling time and have been designed and tested using several backplane models. The high drive allows incident-wave switching in heavily loaded backplanes with equivalent load impedance down to 11 Ω.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

OEC, TI-OPC, and Widebus are trademarks of Texas Instruments

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2001, Texas Instruments Incorporated

SCES352C - JUNE 2001 - REVISED SEPTEMBER 2001

### description (continued)

GTLP is the Texas Instruments derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The ac specification of the SN74GTLP2033 is given only at the preferred higher noise-margin GTLP, but the user has the flexibility of using this device at either GTL (V<sub>TT</sub> = 1.2 V and V<sub>RFF</sub> = 0.8 V) or GTLP (V<sub>TT</sub> = 1.5 V and V<sub>RFF</sub> = 1 V) signal levels. For information on using GTLP devices in FB+/BTL applications, refer to TI application reports, Texas Instruments GTLP Frequently Asked Questions, literature number SCEA019, and GTLP in BTL Applications, literature number SCEA017.


Normally, the B port operates at GTLP signal levels. The A-port and control inputs operate at LVTTL logic levels, but are 5-V tolerant and can be directly driven by TTL or 5-V CMOS devices. V<sub>RFF</sub> is the B-port differential input reference voltage.

This device is fully specified for live-insertion applications using Ioff, power-up 3-state, and BIAS V<sub>CC</sub>. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict. The BIAS V<sub>CC</sub> circuitry precharges and preconditions the B-port input/output connections, preventing disturbance of active data on the backplane during card insertion or removal, and permits true live-insertion capability.

This GTLP device features TI-OPC circuitry, which actively limits overshoot caused by improperly terminated backplanes, unevenly distributed cards, or empty slots during low-to-high signal transitions. This improves signal integrity, which allows adequate noise margin to be maintained at higher frequencies.

High-drive GTLP backplane interface devices feature adjustable edge-rate control (ERC). Changing the ERC input voltage between low and high adjusts the B-port output rise and fall times. This allows the designer to optimize system data-transfer rate and signal integrity to the backplane load.

When V<sub>CC</sub> is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, OEAB should be tied to V<sub>CC</sub> through a pullup resistor and OEAB and OEBA should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.



### terminal assignments

	1	2	3	4	5	6
Α	IMODE1	NC	NC	NC	NC	IMODE0
в	AO1	Al1	GND	GND	BIAS V <sub>CC</sub>	B1
С	AO2	Al2	VCC	ERC	OEAB	B2
D	AO3	AI3	GND	GND	OEAB	B3
Е	AO4	Al4			CLKAB/LEAB	B4
F	AO5	AI5			CLKBA/LEBA	B5
G	AO6	Al6	GND	GND	OEBA	B6
н	AO7	AI7	VCC	VCC	LOOPBACK	B7
J	AO8	AI8	GND	GND	V <sub>REF</sub>	B8
κ	OMODE0	NC	NC	NC	NC	OMODE1

NC = No internal connection



TA	PACKAGET		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	TSSOP – DGG	Tape and reel	SN74GTLP2033DGGR	GTLP2033
	TVSOP – DGV	Tape and reel	SN74GTLP2033DGVR	GT2033
	VFBGA – GQL	Tape and reel	SN74GTLP2033GQLR	GR033

### **ORDERING INFORMATION**

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

### functional description

The SN74GTLP2033 is a high-drive (100 mA), 8-bit, three-wire registered transceiver containing D-type latches and D-type flip-flops for data-path operation in the transparent, latched, or flip-flop modes. Data transmission is complementary, with inverted AI data going to the B port and inverted B data going to AO. The split LVTTL AI and AO provides a feedback path for control and diagnostics monitoring.

The logic element for data flow in each direction is configured by two mode (IMODE1 and IMODE0 for B to A, OMODE1 and OMODE0 for A to B) inputs as a buffer, D-type flip-flop, or D-type latch. When configured in the buffer mode, the inverted input data appears at the output port. In the flip-flop mode, data is stored on the rising edge of the appropriate clock (CLKAB/LEAB or CLKBA/LEBA) input. In the latch mode, the clock inputs serve as active-high transparent latch enables.

Data flow in the B-to-A direction, regardless of the logic element selected, is further controlled by the LOOPBACK input. When LOOPBACK is low, B-port data is the B-to-A input. When LOOPBACK is high, the output of the selected A-to-B logic element (prior to inversion) is the B-to-A input.

The AO enable/disable control is provided by OEBA. When OEBA is low or when V<sub>CC</sub> is less than 1.5 V, AO is in the high-impedance state. When OEBA is high, AO is active (high or low logic levels).

The B port is controlled by OEAB and OEAB. If OEAB is low, OEAB is high, or V<sub>CC</sub> is less than 1.5 V, the B port is inactive. If OEAB is high and OEAB is low, the B port is active.

The A-to-B and B-to-A logic elements are active, regardless of the state of their associated outputs. The logic elements can enter new data (in flip-flop and latch modes) or retain previously stored data while the associated outputs are in the high-impedance (AO) or inactive (B port) states.



SCES352C - JUNE 2001 - REVISED SEPTEMBER 2001

INPUTS OUTPUT MODE OEBA OEAB OEAB OMODE1 OMODE0 IMODE1 IMODE0 LOOPBACK L L Х Х Х Х Х Х Ζ Isolation Х Х Х L Х Н Х Х Х н L L L Х Х Х Buffer Х Н L L Н Х Х Х Flip-flop Inverted AI to B Н Х Х Х Х Х Н L Latch Н Х Х L Х L L L Inverted B to AO Buffer Х Х Х L L L Н Н Х Х Н L Х L н L Inverted B to AO Flip-flop Н Х Н Х Х L Н L Х Х Н L Х Н Х L Inverted B to AO Latch Х Х Н Х Н Х Н L Х Н L Х Х L L Н AI to AO Buffer Н Х Н Х Х L L Н н L Х Х Х L н Н AI to AO Flip-flop Н Н н Х Н Х Х L Н L Х Х Х Н Х Н AI to AO Latch Н Х Н Х Х Н Х Н Inverted AI to B, Transparent with Н Х Х Н L Х Х L Inverted B to AO feedback path

# Function Tables

#### ENABLE/DISABLE

INPUTS			OUTI	PUTS
OEBA	OEAB	OEAB	AO	В
L	Х	Х	Z	
Н	Х	Х	Active	
Х	L	L		Z
Х	L	Н		Z
Х	Н	L		Active
Х	Н	Н		Z

#### BUFFER

INPUT	OUTPUT
L	Н
Н	L

LATCH				
INPU				
CLK/LE DATA		OUTPUT		
Н	L	Н		
Н	Н	L		
L	Х	Q <sub>0</sub>		



### **Function Tables (Continued)**

#### LOOPBACK

LOOPBACK	Q†
L	B port
Н	Point P <sup>‡</sup>

 $^{\dagger}\,\text{Q}$  is the input to the B-to-A

logic element.

<sup>‡</sup> P is the output of the A-to-B logic element (see functional block diagram).

SELECT

INP	UTS	SELECTED LOGIC
MODE1	MODE0	ELEMENT
L	L	Buffer
L	Н	Flip-flop
н	Х	Latch



INPUTS		
CLK/LE	DATA	OUTPUT
L	Х	Q <sub>0</sub>
Ŷ	L	Н
Ŷ	Н	L


#### **B-PORT EDGE-RATE CONTROL (ERC)**

INPUT ERC	OUTPUT B-PORT
LOGIC LEVEL	EDGE RATE
Н	Slow
L	Fast



SCES352C - JUNE 2001 - REVISED SEPTEMBER 2001

### functional block diagram



Pin numbers shown are for the DGG and DGV packages.



SCES352C - JUNE 2001 - REVISED SEPTEMBER 2001

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> and BIAS V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1): AI port, ERC, and control inputs B port and V <sub>REF</sub>	–0.5 V to 7 V
Voltage range applied to any output in the high-impedance or power-off state, V <sub>O</sub> (see Note 1): AO port	
Current into any output in the low state, I <sub>O</sub> : AO portB port	48 mA
Current into any A-port output in the high state, $I_O$ (see Note 2) Continuous current through each $V_{CC}$ or GND Input clamp current, $I_{IK}$ ( $V_I < 0$ ) Output clamp current, $I_{OK}$ ( $V_O < 0$ )	48 mA ±100 mA –50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DGG package DGV package GQL package Storage temperature range, T <sub>stg</sub>	70°C/W 58°C/W 42°C/W

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .

3. The package thermal impedance is calculated in accordance with JESD 51-7.



SCES352C - JUNE 2001 - REVISED SEPTEMBER 2001

### recommended operating conditions (see Notes 4 through 7)

			MIN	NOM	MAX	UNIT
V <sub>CC</sub> , BIAS V <sub>CC</sub>	Supply voltage		3.15	3.3	3.45	V
	<b>—</b>	GTL	1.14	1.2	1.26	
VTT	Termination voltage	GTLP	1.35	1.5	1.65	V
	Defense en lle ne	GTL	0.74	0.8	0.87	
V <sub>REF</sub>	Reference voltage	GTLP	0.87	1	1.1	V
	land on the ne	B port			VTT	
VI	Input voltage	Except B port and VREF		VCC	5.5	V
	Litely lossed formation from a	B port	V <sub>REF</sub> +0.05			
VIH	High-level input voltage	Except B port	2			V
		B port			V <sub>REF</sub> -0.05	
VIL	Low-level input voltage	Except B port			0.8	V
Iк	Input clamp current				-18	mA
IOH	High-level output current	AO			-24	mA
		AO			24	
IOL	Low-level output current	B port			100	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled			10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		20			μs/V
T <sub>A</sub>	Operating free-air temperature		-40		85	°C

NOTES: 4. All unused control and B-port inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

5. Proper connection sequence for use of the B-port I/O precharge feature is GND and BIAS V<sub>CC</sub> = 3.3 V first, I/O second, and V<sub>CC</sub> = 3.3 V last, because the BIAS V<sub>CC</sub> precharge circuitry is disabled when any V<sub>CC</sub> pin is connected. The control and V<sub>REF</sub> inputs can be connected anytime, but normally are connected during the I/O stage. If B-port precharge is not required, any connection sequence is acceptable but, generally, GND is connected first.

6. VTT and RTT can be adjusted to accommodate backplane impedances if the dc recommended IOL ratings are not exceeded.

 V<sub>REF</sub> can be adjusted to optimize noise margins, but normally is two-thirds V<sub>TT</sub>. TI-OPC circuitry is enabled in the A-to-B direction and is activated when V<sub>TT</sub> > 0.7 V above V<sub>REF</sub>. If operated in the A-to-B direction, V<sub>REF</sub> should be set to within 0.6 V of V<sub>TT</sub> to minimize current drain.



SCES352C - JUNE 2001 - REVISED SEPTEMBER 2001

## electrical characteristics over recommended operating free-air temperature range for GTLP (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP†	MAX	UNIT
VIK		V <sub>CC</sub> = 3.15 V,	lj = -18 mA			-1.2	V
		V <sub>CC</sub> = 3.15 V to 3.45 V,	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0.2			
∨он	AO		I <sub>OH</sub> = -12 mA	2.4			V
		V <sub>CC</sub> = 3.15 V	$I_{OH} = -24 \text{ mA}$	2			
		$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	l <sub>OL</sub> = 100 μA			0.2	
	AO	V <sub>CC</sub> = 3.15 V	I <sub>OL</sub> = 12 mA			0.4	
Vol		VCC = 3.13 V	I <sub>OL</sub> = 24 mA			0.5	V
VOL			I <sub>OL</sub> = 10 mA			0.2	v
	B port	V <sub>CC</sub> = 3.15 V	I <sub>OL</sub> = 64 mA			0.4	
			I <sub>OL</sub> = 100 mA			0.55	
II‡	AI and control inputs	V <sub>CC</sub> = 3.45 V,	$V_{I} = 0 \text{ or } 5.5 \text{ V}$			±10	μA
. +	AO	V <sub>CC</sub> = 3.45 V,	$V_{O} = 0$ to 5.5 V			±10	
loz‡	B port	$V_{CC}$ = 3.45 V, $V_{REF}$ within 0.6 V of $V_{TT}$ ,	$V_{O}$ = 0 to 2.3 V			±10	μA
		$V_{CC} = 3.45 \text{ V}, \text{ I}_{O} = 0,$	Outputs high			40	
ICC	AO or B port	$V_{I}$ (A-port or control input) = $V_{CC}$ or GND,	Outputs low			40	mA
		$V_{I}$ (B port) = $V_{TT}$ or GND	Outputs disabled			40	
∆ICC§		$V_{CC}$ = 3.45 V, One AI or control input at $V_{CC}$ Other AI or control inputs at $V_{CC}$ or GND	C – 0.6 V,			1.5	mA
~	AI				3.5	4.5	- 5
Ci	Control inputs	$V_{l} = 3.15 \text{ V or } 0$			3.5	5.5	pF
Co	AO	V <sub>O</sub> = 3.15 V or 0			5	6	pF
C <sub>io</sub>	B port	V <sub>O</sub> = 1.5 V or 0			8.5	10	pF

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

 $\ddagger$  For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

### hot-insertion specifications for A port over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS						
l <sub>off</sub>	$V_{CC} = 0,$	$V_I \text{ or } V_O = 0 \text{ to } 5.5 \text{ V}$			10	μΑ		
IOZPU	$V_{CC} = 0$ to 1.5 V,	$V_{O}$ = 0.5 V to 3 V,	$OEBA = V_{CC}$		±30	μΑ		
IOZPD	V <sub>CC</sub> = 1.5 V to 0,	$V_{O}$ = 0.5 V to 3 V,	$OEBA = V_{CC}$		±30	μΑ		

### live-insertion specifications for B port over recommended operating free-air temperature range

PARAMETER		IS	MIN	MAX	UNIT		
loff	$V_{CC} = 0,$	BIAS $V_{CC} = 0$ ,	$V_{I}$ or $V_{O} = 0$ to 1.5 V		10	μA	
IOZPU	$V_{CC}$ = 0 to 1.5 V, BIAS V	$V_{\rm CC} = 0, V_{\rm O} = 0.5 \text{ V to } 1.5 \text{ V}, \overline{\text{OI}}$	$EAB = 0$ and $OEAB = V_{CC}$		±30	μA	
IOZPD	$V_{CC}$ = 1.5 V to 0, BIAS V	= 1.5 V to 0, BIAS V <sub>CC</sub> = 0, V <sub>O</sub> = 0.5 V to 1.5 V, $\overline{OEAB}$ = 0 and $OEAB$ = V <sub>CC</sub>					
ICC	V <sub>CC</sub> = 0 to 3.15 V				5	mA	
(BIAS V <sub>CC</sub> )	V <sub>CC</sub> = 3.15 V to 3.45 V	BIAS $V_{CC}$ = 3.15 V to 3.45 V,	VO(B  port) = 0  to  1.5  V		10	μA	
VO	$V_{CC} = 0,$	BIAS $V_{CC}$ = 3.3 V,	IO = 0	0.95	1.05	V	
IO	$V_{CC} = 0,$	BIAS V <sub>CC</sub> = 3.15 V to 3.45 V,	$V_O (B \text{ port}) = 0.6 \text{ V}$	-1		μA	



SCES352C - JUNE 2001 - REVISED SEPTEMBER 2001

## timing requirements over recommended ranges of supply voltage and operating free-air temperature, $V_{TT}$ = 1.5 V and $V_{REF}$ = 1 V for GTLP (unless otherwise noted)

			MIN	MAX	UNIT
fclock	Clock frequency			175	MHz
tw	Pulse duration	CLKAB/LEAB or CLKBA/LEBA	2.8		ns
		AI before CLKAB↑	1.1		
		AI before CLKBA↑	1.4		
		B before CLKBA↑	1		
t <sub>su</sub>	Setup time	AI before LEAB↓	1.6		ns
		AI before LEBA↓	2.1		
		B before LEBA↓	2.1 2.2		
		AI after CLKAB↑	0.3		
		AI after CLKBA↑	0.2		
		B after CLKBA↑	0.6		
th	Hold time	Al after LEAB↓	0.3		ns
		Al after LEBA↓	0		
		B after LEBA↓	0		



SCES352C - JUNE 2001 - REVISED SEPTEMBER 2001

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $V_{TT}$  = 1.5 V and  $V_{REF}$  = 1 V for GTLP (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE <sup>†</sup>	MIN TYP	т мах	UNI
f <sub>max</sub>				175		MH
<sup>t</sup> PLH	AI	_		3	7.4	
<sup>t</sup> PHL	(buffer)	В	Slow	3	7.1	ns
<sup>t</sup> PLH	AI	5	<b>.</b>	2	5.9	
<sup>t</sup> PHL	(buffer)	В	Fast	2	5.8	ns
<sup>t</sup> PLH	В	40		1	5.7	
<sup>t</sup> PHL	(buffer)	AO	-	1	5	ns
<sup>t</sup> PLH	LEAB	P	Claur	4.2	8.6	
<sup>t</sup> PHL	(latch mode)	В	Slow	3.2	7.7	n
<sup>t</sup> PLH LEAB		P	Fast	3.2	7.6	
<sup>t</sup> PHL	(latch mode)	В	Fast	2.8	6.7	n
<sup>t</sup> PLH	LEAB	10		2	7	
<sup>t</sup> PHL	(latch mode)	AO	-	1.8	6.3	n
<sup>t</sup> PLH	LEBA	40		1	5.7	
<sup>t</sup> PHL	(latch mode)	AO	-	1	4.7	n
<sup>t</sup> PLH	0540	5	01	3.8	7.5	
<sup>t</sup> PHL	OEAB	В	Slow	3.1	7	n
<sup>t</sup> PLH	OEAB	5	Fast	2.5	6	
<sup>t</sup> PHL	UEAD	В	Fast	2.5	6	n
<sup>t</sup> PLH	OEAB	P	Claur	3.5	7.5	
<sup>t</sup> PHL	OEAB	В	Slow	3	7.2	n
<sup>t</sup> PLH	0545	5	Fast	2.5	6	
<sup>t</sup> PHL	OEAB	В	Fast	2.5	6	n
<sup>t</sup> PZH	0554	40		1	4.7	
<sup>t</sup> PZL	OEBA	AO	-	1	3.4	n
<sup>t</sup> PHZ	0554	4.0		1	5.2	
<sup>t</sup> PLZ	OEBA	AO	-	1	4.9	n
<sup>t</sup> PLH	CLKAB	5	01	4.4	8.8	
<sup>t</sup> PHL	(flip-flop mode)	В	Slow	3.6	8.1	n
<sup>t</sup> PLH	CLKAB	5	Fast	3.2	7.2	
<sup>t</sup> PHL	(flip-flop mode)	В	Fast	3.1	6.9	n
<sup>t</sup> PLH	CLKAB	40		2	6.9	
<sup>t</sup> PHL	(flip-flop mode)	AO	-	1.8	6.4	n
<sup>t</sup> PLH	CLKBA	10		1	5.6	
<sup>t</sup> PHL	(flip-flop mode)	AO	-	1	4.9	n
<sup>t</sup> PLH	OMODE	P	Class	3.8	8.7	_
<sup>t</sup> PHL	UNUDE	В	Slow	3.2	8.2	n
<sup>t</sup> PLH	OMODE	5	E	2.7	7.2	
<sup>t</sup> PHL	OMODE	В	Fast	2.7	7.2	n
<sup>t</sup> PLH	IMODE	AO		1	5.6	~
<sup>t</sup> PHL	IWODE	AU	-	1	4.6	n

<sup>†</sup>Slow (ERC = H) and Fast (ERC = L)

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> =  $25^{\circ}$ C.



SCES352C - JUNE 2001 - REVISED SEPTEMBER 2001

### switching characteristics over recommended ranges of supply voltage and operating free-air temperature, V<sub>TT</sub> = 1.5 V and V<sub>REF</sub> = 1 V for GTLP (see Figure 1) (continued)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE <sup>†</sup>	MIN	TYP‡	MAX	UNIT
<sup>t</sup> PLH		10		2.5	6.2	6.2	
<sup>t</sup> PHL	LOOPBACK	AO	-	2	5	5	ns
<sup>t</sup> PLH	AI	10		1	5.6	5.6	
<sup>t</sup> PHL	(loopback high)	AO	-	1	5	5	ns
		00( to 000()	Slow		2.8		
tr	Rise time, B-port outputs (2)	0% to 80%)	Fast	1.5			ns
	Rise time, AO (10% to 90%)	)			3.5		
		or ( , , , , , , , , , , , , , , , , , ,	Slow	Slow 3			
tf	Fall time, B-port outputs (80	1% to 20%)	Fast		1.8		ns
	Fall time, AO (90% to 10%)	ime, AO (90% to 10%)			1.5		

<sup>†</sup>Slow (ERC = H) and Fast (ERC = L)

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> =  $25^{\circ}$ C.

### skew characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figure 1)§

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE <sup>†</sup>	ΜΙΝ ΤΥΡ‡	MAX	UNIT
<sup>t</sup> sk(LH) <sup>¶</sup>	AI	В	Slow	0.5	1	
<sup>t</sup> sk(HL) <sup>¶</sup>	AI	В	Slow	0.5	1	ns
<sup>t</sup> sk(LH) <sup>¶</sup>	AI	В	Fast	0.4	0.9	
<sup>t</sup> sk(HL) <sup>¶</sup>		В	Fast	0.4	0.9	ns
<sup>t</sup> sk(LH) <sup>¶</sup>	CLKAB/LEAB	В	Slow	0.5	1	
<sup>t</sup> sk(HL) <sup>¶</sup>	CLKAD/LEAD	В	Slow	0.5	1	ns
<sup>t</sup> sk(LH) <sup>¶</sup>	CLKAB/LEAB	В	Fast	0.4	0.9	
<sup>t</sup> sk(HL) <sup>¶</sup>	CLKAD/LEAD	В	Fast	0.4	0.9	ns
	AI	В	Slow	1.4	2	
+¶		0	Fast	0.6	1.4	ns
tsk(t)¶	CLKAB/LEAB	В	Slow	1.8	2.5	115
	ULNAD/LEAD	В	Fast	0.9	1.8	

<sup>†</sup>Slow (ERC = L) and Fast (ERC = H)

<sup>‡</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.


§ Actual skew values between the GTLP outputs could vary on the backplane due to the loading and impedance seen by the device.

Itsk(LH)/tsk(HL) and tsk(t) – Output-to-output skew is defined as the absolute value of the difference between the actual propagation delay for all outputs with the same packaged device. The specifications are given for specific worst-case V<sub>CC</sub> and temperature and apply to any outputs switching in the same direction either high to low [t<sub>sk(HL)</sub>] or low to high [t<sub>sk(LH)</sub>] or in opposite directions, both low to high and high to low [t<sub>sk(t)</sub>].



SCES352C - JUNE 2001 - REVISED SEPTEMBER 2001

### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\approx$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\approx$  2 ns, t<sub>f</sub>  $\approx$  2 ns.

D. The outputs are measured one at a time with one transition per measurement.





SCES352C - JUNE 2001 - REVISED SEPTEMBER 2001

### DISTRIBUTED-LOAD BACKPLANE SWITCHING CHARACTERISTICS

The preceding switching characteristics table shows the switching characteristics of the device into a lumped load (Figure 1). However, the designer's backplane application is probably a distributed load. The physical representation is shown in Figure 2. This backplane, or distributed load, can be approximated closely to a resistor inductance capacitance (RLC) circuit, as shown in Figure 3. This device has been designed for optimum performance in this RLC circuit. The following switching characteristics table shows the switching characteristics of the device into the RLC load, to help the designer to better understand the performance of the GTLP device in this typical backplane. See www.ti.com/sc/gtlp for more information.




Figure 2. High-Drive Test Backplane




Figure 3. High-Drive RLC Network



## **SN74GTLP2033** 8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND FEEDBACK PATH SCES352C - JUNE 2001 - REVISED SEPTEMBER 2001

## switching characteristics over recommended operating conditions for the bus transceiver function (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE <sup>†</sup>	TYP‡	UNIT
<sup>t</sup> PLH	Al			4.7	
<sup>t</sup> PHL	(buffer)	В	Slow	5	ns
<sup>t</sup> PLH	AI	6	Fact	3.7	
<sup>t</sup> PHL	(buffer)	В	Fast	4	ns
<sup>t</sup> PLH	LEAB	6	Claur	5.5	
<sup>t</sup> PHL	(latch mode)	В	Slow	5.8	ns
<sup>t</sup> PLH	LEAB	6	Fact	4.6	
<sup>t</sup> PHL	(latch mode)	В	Fast	4.8	ns
<sup>t</sup> PLH	CLKAB	В	Slow	5.8	-
<sup>t</sup> PHL	(flip-flop mode)	В	SIOW	6	ns
<sup>t</sup> PLH	CLKAB	В	Fast	4.9	ns
<sup>t</sup> PHL	(flip-flop mode)	В	Fasi	4.9	115
<sup>t</sup> PLH	OMODE	В	Slow	5.5	ns
<sup>t</sup> PHL	OMODE	В	3100	5.7	115
<sup>t</sup> PLH	OMODE	В	Fast	4.5	ns
<sup>t</sup> PHL	OWODE		rasi	4.7	115
<b>t</b>	Rise time, B-port outputs (20%	% to 80%)	Slow	1.8	ns
tr		/0 10 00 /0)	Fast	1.1	115
<b>t</b> r	Fall time, B-port outputs (80%	to 20%)	Slow	3.4	ne
t <sub>f</sub>	Fair time, B-port outputs (80%	0.02070	Fast	2.6	ns

<sup>†</sup>Slow (ERC = H) and Fast (ERC = L)

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. All values are derived from TI-SPICE models.





10-Dec-2020

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	e Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74GTLP2033DGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GTLP2033	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


## PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*	All dimensions are nominal												
	Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ſ	SN74GTLP2033DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

11-Mar-2017




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74GTLP2033DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0

## **PACKAGE OUTLINE**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.




## **DGG0048A**

## DGG0048A

## **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




## DGG0048A

## **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



## **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

### DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated