

## **ASC Breakout Board User Guide**

FPGA-EB-02023 Version 1.1, September 2018



## **Introduction**

Thank you for choosing the Lattice Semiconductor ASC Breakout Board.

This guide describes how to begin using the L-ASC10 (ASC) Breakout Board, an easy-to-use platform for evaluating and designing with the ASC programmable hardware management expander. This board is designed for use with a Lattice FPGA evaluation board such as the Platform Manager 2 evaluation board. The board cannot be used stand-alone as the ASC works with an FPGA to function as a programmable hardware management controller.

The contents of this user guide include a description of the various portions of the evaluation board, the complete set of schematics and the bill of material for the ASC Breakout Board. The ASC Breakout Board is also known as the L-ASC10 Evaluation Board.

## **Features**

The ASC Breakout Board features the following on-board components and circuits:

- L-ASC10 (ASC) Hardware Management Expander
- Two Potentiometers for Voltage Monitor Testing
- One Push-Button Switch as GPIO Input
- One 8-bit DIP Switch for I<sup>2</sup>C Address Selection
- Nine LEDs for GPIO Output
- Two PNP Transistors for Temperature Monitoring
- Jumpers for Reset and Voltage Configuration
- Header for Connection to FPGA Breakout Board
- Footprints for 4 x DC-DC Converters and Components for Trimming Evaluation
- Footprints for 5 V Hot Swap Circuit and 12 V Hot Swap Circuit
- Footprint for 12 V Input DC-DC Converter

The features are described in more detail in the [Board Hardware Features.](#page-4-0)



## <span id="page-2-1"></span>**ASC Breakout Board Photos**

Photographs of the top and bottom of ASC Breakout Board are shown in [Figure 1](#page-2-0) and [Figure 2](#page-3-0) below. These photographs show the board with the Hot Swap and Trim circuits populated (which are not populated in the released version of the breakout board). See [Board Hardware Features](#page-4-0) for more detail on which circuits are populated on the breakout board. Component location references are relative to the top of the board with the silk screen text in the readable orientation (as shown in the photo).

#### <span id="page-2-0"></span>**Figure 1. ASC Breakout Board - Top View**





### <span id="page-3-0"></span>**Figure 2. ASC Breakout Board - Bottom View**





## <span id="page-4-0"></span>**Board Hardware Features**

The ASC Breakout Board is provided with a limited set of circuits populated. The circuits populated on the breakout board are described first. The breakout board also includes connections and footprints for evaluating the trimming and Hot Swap functions of the ASC. These unpopulated circuits are described in the later part of this section.

## **L-ASC10 (ASC) Device**

The L-ASC10 (Analog Sense and Control - 10 rail) is a Hardware Management (Power, Thermal, and Control Plane Management) Expander designed to be used with Lattice FPGAs to implement the Hardware Management Control function in a circuit board. The L-ASC10 (referred to as ASC) enables seamless scaling of power supply voltage and current monitoring, temperature monitoring, sequence and margin control channels. The ASC includes dedicated interfaces supporting the exchange of monitor signal status and output control signals with these centralized hardware management controllers. Up to eight ASC devices can be used to implement a hardware management system.

The list below summarizes the hardware features of the ASC used on the breakout board. These features are also shown in the block diagram in [Figure 3.](#page-5-0) For detailed information on the operation of each feature, see FPGA-DS-02038, [L-ASC10 Data Sheet.](www.latticesemi.com/view_document?document_id=50120)

- Voltage Monitors (VMON) Nine standard channels and one high voltage channel
- Current Monitors (IMON) One standard voltage and one high voltage
- Temperature Monitors (TMON) Two external and one internal
- Trim and Margin Circuits (TRIM) Four channels
- General Purpose I/O (GPIO) Nine channels
- High Voltage Outputs (HVOUT) Four channels
- ASC Interface (ASC-I/F) Connection to main FPGA
- I<sup>2</sup>C Interface A/D Converter measurement interface



#### <span id="page-5-0"></span>**Figure 3. ASC Block Diagram**



### **Voltage Monitoring**

There are 10 VMON inputs to the analog section of the device (including the HIMONN\_HVMON pin). These are routed to slide potentiometers, board power supplies (not populated), and the on-board Hot Swap circuits (not populated).

Most of the voltage monitors on the breakout board have low value series resistors connected between the onboard components and the voltage monitors. These series resistors are populated so that the on-board voltage monitor test points can be driven by an off-board source without damaging the on-board components. These series resistors are not required for a real-world application board.

All voltages can be read out from the A/D converter using  $l^2C$ . The VMON signal connections and board components are described in [Table 1](#page-5-1). The schematic sheet location for the given components and signals are also listed (see the [Appendix A. Schematics](#page-32-0) section).

<span id="page-5-1"></span>







1. Not required for customer designs; this is only needed to support demonstrations on the breakout board.



The two potentiometers (R50 and R52) are tied to VMON7 and VMON8 these can be used to simulate a fault or trip a comparator (see [Figure 4\)](#page-7-0). The slide potentiometers provide a voltage in the range of 0 V to 3.3 V depending on their position. R51 and R53 are 1 kΩ series resistors which allow for the connection of an off-board source directly to the VMON7 and VMON8 test points. The voltage on either potentiometer can be read out from the A/D converter using the  $I^2C$  port.

#### <span id="page-7-0"></span>**Figure 4. Voltage Monitor Potentiometer Circuits**



### **Temperature Monitoring**

The board has PNP transistors mounted in the two corners opposite the main D-SUB connector. The PNP transistors are connected in the beta-compensated PNP temperature monitor configuration (preferred configuration for temperature monitors), as shown in [Figure 5.](#page-7-1)

Provided the temperature monitors are enabled in the design, the temperature of each sensor can be read out using I<sup>2</sup>C. The sensors can also be used to simulate over or under-temperature faults.

#### <span id="page-7-1"></span>**Figure 5. Temperature Monitor Circuits**



The temperature sensors have 150 pF filter capacitors (C3 and C4) connected across the differential signals to improve noise-immunity that are located close to the ASC device, as shown in [Figure 6.](#page-8-0)



#### <span id="page-8-0"></span>**Figure 6. Temperature Monitor Connections**



The temperature monitor components and signals are summarized in [Table 2](#page-8-2) below.

#### <span id="page-8-2"></span>**Table 2. Temperature Monitor Components and Signals**



### **LED Outputs**

The ASC Breakout Board has 9 LEDs tied to the ASC open-drain outputs. The LEDs are pulled up to 3.3 V and are lit when GPIO1-GPIO10 are driven to a logic low (GPIO7 is not bonded out of the ASC). The LED circuit is shown in [Figure 7](#page-8-1) below (taken from Sheet 8 of the schematic).

#### <span id="page-8-1"></span>**Figure 7. ASC GPIO LEDs**



### **Push Button**

The breakout board has one push-button (SW2), shown in [Figure 8](#page-9-0) (taken from Sheet 5 of the schematic). This signal is routed to GPIO10 of the ASC. This GPIO must be configured as an input in Platform Designer in order to use the push-button. When the button is pressed, GPIO10 is set to 0. When the button is released, GPIO10 is pulled to 1 by R82 (see the LED outputs section). The input signal can be used in the logic design of the main board FPGA.

GPIO10 is shared with LED10, pressing the push-button (SW2) will cause LED10 to illuminate.



#### <span id="page-9-0"></span>**Figure 8. Push-Button Circuit**



## **I <sup>2</sup>C Address Selection DIP Switch**

The ASC Breakout Board provides an 8-position DIP switch for I<sup>2</sup>C address selection of the ASC device. The switch combines with a set of on-board resistors (R9 – R15) to connect to the I2C\_ADDR pin of the device (shown in [Figure 9,](#page-9-1) taken from Sheet 2 of the schematic). Each switch corresponds to a different resistor setting and address selection (see the ASC Datasheet for more details). The ASC device only checks the resistor setting at power-onreset, updating the switches while the board is powered will have no effect. Only one switch should be closed at a time.

#### <span id="page-9-1"></span>**Figure 9. I <sup>2</sup>C Address Selection DIP Switch**



### **ASC I<sup>2</sup>C Address Select**

### **Reset Configuration Jumper**

The ASC on the breakout board can be configured as a Mandatory ASC or Optional ASC. This setting is configured in the Platform Designer software and described in the System Connections section of the ASC datasheet. The position of jumper J12 (shown in [Figure 10](#page-9-2), from Sheet 2 of the schematic) should match the setting in the software. This jumper routes the ASC RESETb signal to either the Mandatory Reset signal or to the Optional Reset signal on the ASC Interface Connector.

#### <span id="page-9-2"></span>**Figure 10. Reset Configuration Jumper**





### **ASC Interface Connector**

The ASC Interface Connector (shown in [Figure 11](#page-10-0) from Schematic Sheet 2) is used to connect the ASC Breakout Board to the main FPGA Board. The connector has been designed to pair with other available Lattice Evaluation Boards, including the Platform Manager 2 Evaluation Board (see the related literature section for more details).

The connector includes all the mandatory signals for connecting the ASC device to the hardware management controller as described in the system connections section of the ASC datasheet. This includes the ASC-Interface Signals, the I2C signals, and the Clock and Reset signals. The connector also includes a set of power rails as described in [Table 3.](#page-10-1) Additionally, the connector provides the 5 V and 12 V Hot Swap signals.

#### <span id="page-10-0"></span>**Figure 11. ASC Interface Connector**



#### **ASC Interface Connector**

<span id="page-10-1"></span>**Table 3. ASC Interface Connector Pin Description**

Pin #	<b>Signal Name</b>	<b>Description</b>
	<b>GND</b>	Shared ground signal with main FPGA Board
$\overline{2}$	ASC_WDAT	ASC-Interface Signal – must be connected to FPGA PIO and assigned in Diamond
3	ASC RDAT	ASC-Interface Signal – must be connected to FPGA PIO and assigned in Diamond
4	ASC WRCLK	ASC-Interface Signal – must be connected to FPGA PIO and assigned in Diamond
5	MANDATORY RESET	RESETb signal if ASC device is declared as mandatory in Platform Designer. Must match J12 setting (Reset Configuration). Must be con- nected to FPGA PIO and assigned in Diamond.
6	<b>GND</b>	Shared ground signal with main FPGA Board
$\overline{7}$	<b>I2C WRITE EN</b>	Connected to GPIO1 through R4. Used with optional ASC Write Protect feature. Connect to FPGA PIO and assign in Diamond if this feature is used.
8	ASC_CLK	8-MHz Clock Output by ASC0 in ASC hardware management controller systems. This signal is NC for all non-ASC0 ASC devices. ASC0 devices should connect to FPGA PCLK input and assign to ASCCLK signal in Diamond







## <span id="page-12-0"></span>**Closed Loop Trimming (Not Populated)**

The ASC provides four Closed Loop Trim (CLT) cells which are used to accurately trim and margin power supplies. The ASC Breakout Board provides four DC-DC converter and trimming circuit footprints on the breakout board. [Table 4](#page-12-1) lists the components and signal associated with CLT operation on the ASC Breakout Board.

<span id="page-12-1"></span>









#### **Overview of Trim and Margin**

The board provides footprints for four DC-DC modules. Since all four are similarly designed and laid out, this section will provide an overview of the DC-DC circuit rather than provide a separate section for each DC-DC. Footprints are provided for both 5-pin SIP modules and DOSA power converters. The circuits shown in the schematic appendix support the NQR002A0X4 SIP from GE Industrial and the OKY-T/3-D12 DOSA converter from Murata. None of the components associated with the DC-DC operation (shown in [Table 4](#page-12-1)) are populated on the breakout board.

The ASC Breakout board provides footprints and circuit connections for five trimming resistors for each DC-DC. These five resistors are shared by both the SIP and DOSA footprints because only one supply can be populated at a time. The resistors are organized in an "H" pattern both in the schematic and on the board layout. The resistors are named in the schematic to match the names used in the Platform Designer Trim-view calculator. The names are listed and described in [Table 5](#page-13-0) below. Typically only three resistors are suggested by the calculator; a pull-up, a pull-down, and a series resistor. The exact population of the "H" pattern depends on many factors that the calculator takes into account such as type of DC-DC, output voltage, and range of trim. The ASC Breakout board provides pads and connections to support any result from the Trim Calculator. However, with certain supplies and option settings, the calculator can produce a result that only uses two resistors: a pull-down and series resistor. The DC-DCs on the ASC Breakout board are populated with the two resistor solution. A key requirement for the calculator to produce a two-resistor solution is the Bi-Polar Zero (BPZ) voltage of the Trim Cell has to match the DC-DC internal reference voltage. Otherwise the calculator will add a pull-up or pull-down resistor in attempt to offset the imbalance between the BPZ voltage setting and DC-DC reference voltage. The values shown in the schematic have been calculated for the NQR002A0X4 SIP from GE Industrial. For more information on the Trim interface and Calculator please see AN6074, [Interfacing the Trim Output of Power Manager II Devices to DC-DC Converters a](http://www.latticesemi.com/view_document?document_id=27198)nd th[e Plat](http://www.latticesemi.com/view_document?document_id=50444)[form Designer 3.1 User Guide.](http://www.latticesemi.com/view_document?document_id=50444)



#### <span id="page-13-0"></span>**Table 5. Trim Resistor "H-Network" Names.**

In order for the CLT circuits within the ASC to operate properly the output of the supply needs to be monitored by the correct VMON input. The ASC Breakout board illustrates the correct connections by using TRIM1 with VMON1 for DCDC1, TRIM2 with VMON2 for DCDC2, all the way to TRIM4 with VMON4 for DCDC4. As discussed in the Voltage Monitor Operation section, the DC-DC outputs are connected to the VMON inputs using a series resistor with a value of 270 Ω. The series resistor is not required in customer designs; its only function on the breakout board is to isolate the DC-DC outputs from the VMON test point. The VMON series resistor allows another voltage



source to be applied to the VMON test point directly. If the voltage source is fairly weak, the VMON series resistor can be removed.

Each of the DC-DC supplies has a load resistor connected to the output. The load resistor is not required in customer designs as the supply is typically connected to a real load. The load resistor is only used on the breakout board to prevent the output of the supply from "creeping up" when the supply is disabled. Without the load resistor some disabled supplies may output around 1 Volt that can be read by either the VMON or a Digital Volt Meter (DVM). The load resistors are sized based on the target DC-DC supply output voltage; lower values for lower voltages and higher values for higher voltages. In all cases they are 1/10 watt packages so there is minimal heat generated.

#### **DCDC1 – Enable and Trim**

This section discusses the specific circuits that support DCDC1. In [Figure 12](#page-14-0) the control signal LED8, which comes from GPIO8, is inverted and level shifted by a small signal N-channel MOSFET (Q1 FDV301N). For +12 V supplies a buffer or inverter is needed because the ASC GPIOs can only be pulled up to +5.5 V. All GPIOs of the ASC have a "safe state" which defines the behavior independent of configuration during Power-On-Reset (POR) or during programming; the safe sate of GPIO8 is high. Both the DOSA and SIP supplies are enabled when the On-Off pin is high (positive enable logic). Since the enable signal is inverted by Q1, the supplies will be off during "safe state". A 10 kΩ pull-up resistor (R16) to 12 V is used to insure a full logic swing at the enable input of the supplies. (Note that DCDC3 and DCDC4 do not require the MOSFET circuit, this is because there input supply is +5 V. See [Table 6](#page-15-0) for more details).

<span id="page-14-0"></span>



The control signal LED8 is also used to turn on a red LED (D7) when it is low and pulled up to +3.3 V by a 2.2 kΩ resistor (RN2G – Sheet 8). Depending on the enable logic (positive or negative) of the installed supply, the illumination of LED D7 may not indicate that DCDC1 is enabled. (When the DC-DC converters from the schematic are used, DCDC1 and DCDC2 will be enabled when their control LED is illuminated. DCDC3 and DCDC4 will not be enabled when their control LED is illuminated. This is due to the inverting MOSFET used with DCDC1 and DCDC2). A separate green LED (D49) is used to indicate when the supply is enabled. An NPN transistor (Q15) is used to turn the green LED on when the supply has enough voltage to bias the emitter-base junction (slightly more than 0.7 V).

Supply filtering is provided by a 6.8  $\mu$ F capacitor (C5) on the input and a 10  $\mu$ F capacitor on the output (C6). These are located close to the DC-DC footprints to ensure their effectiveness. Note that these values may not be optimal for all supplies and loading conditions, specific filtering requirements should be followed from the DC-DC data sheet.



[Table 6](#page-15-0) shows a summary of the input voltage, output voltage, and control signal behavior for each of the four DC-DC converters. The +12V\_HS and +5V\_HS rails which are used to power the DC-DC converters can be provided by either the Hot Swap circuits or the ASC Interface Board connector. See the connector section for more details.



#### <span id="page-15-0"></span>**Table 6. Summary of DCDC Trim Circuits**

### **Board Power Supplies (Not Populated)**

The breakout board is supplied by the +3.3 V rail from the ASC Interface connector. The breakout board also provides the footprint for the power supply circuit shown in [Figure 13](#page-16-1). [Table 7](#page-15-1) lists the power supply components on the ASC Breakout Board.

#### <span id="page-15-1"></span>**Table 7. Power Supply Components**



The terminal connector J1 connects the +5 V supply to the SW1 power switch. Either the J2 power supply jack or J3 terminal connect the +12 V supply to SW1. Switching SW1 to the on position will connect the terminals to the +12V\_SW supply rail and the +5V\_SW supply rail. The +12V\_SW supply rail is connected to the D17 TRANZORB to protect the board from voltage transients. These voltage rails are the input supplies to the 12 V Hot Swap and 5 V Hot Swap circuits.



#### <span id="page-16-1"></span>**Figure 13. Board Power Supply Circuit**



The +12 V connects through schottky diode D16 to the +11.3 V rail, while the +5 V connects through schottky diode D18 to the +11.3 V rail. Through this configuration, the +11.3 V rail will be sourced by either the +12V\_SW rail (if present) or the +5V\_SW rail (if present and +12V\_SW rail not present). The +11.3 V rail is connected to the ASC Interface connector. This rail may be used as an input to a 12 V DC-DC converter on the main FPGA board.

The +11.3 V rail is also used as the input voltage to DCDC5. DCDC5 steps down the +11.3 V input to a +3.3 V output voltage. The +11.3 V is buffered and filtered by C29 and C31. The +3.3 V output is buffered and filtered by C30 and C32. The +3.3 V output voltage is set by the 4.53 kΩ resistor (R96) connected to the DCDC5 Trim pin.

The header J14 is used to connect the DCDC5 output to the +3.3 V rail using a 2-pin jumper. Placing a jumper on J14 will supply the ASC Breakout Board +3.3 V from DCDC5. It will also provide +3.3 V to the ASC Interface Connector – this will power the FPGA main board from only the +12V\_SW input on the ASC Breakout Board. No other input supply is required.

### <span id="page-16-0"></span>**5 V Hot Swap (Not Populated)**

The ASC Breakout Board provides a set of footprints and connections for implementing a 5 V Hot Swap circuit using the ASC's built in hardware. [Table 8](#page-16-2) lists the components and signals associated with 5 V Hot Swap operation on the ASC Breakout Board.

<b>Component / Signals</b>	Ref. Des.	<b>Schematic</b> <b>Sheet</b>	<b>Description</b>			
<b>Components Not Populated on Breakout Board</b>						
Current sense resistor	R60 <sup>2</sup>	6	$ 5 \text{ m}\Omega 2 \text{ W}$ resistor for supply side current monitoring with IMON1 input of ASC			
<b>IMON1</b> Isolation Resistor	R58 <sup>2</sup> , R59 <sup>2</sup>	6	Zero $\Omega$ resistors – support population option for standard MOSFET versus MOSFET with Sense output			
<b>MOSFET Switch</b>	Q6 <sup>2</sup>	6	N-Channel MOSFET load-side Hot Swap switch supplies power to +5V_HS and load capacitor C13.			
<b>Gate Drive Resistor</b>	R61 <sup>2</sup>	6	$2.2$ k $\Omega$ resistor, located close to MOSFET Q6, limits parasitic oscillations at the gate of Q6. Works with C22 to slow switching at Q6, limiting current ripple during hysteretic switching.			
Gate-Source Capacitor	C22 <sup>2</sup>	6	100 nF capacitor, works with R61 to slow switching at Q6, lim- iting current ripple during hysteretic switching.			

<span id="page-16-2"></span>**Table 8. 5 V Hot Swap Components and Signals**





1.Not required for customer designs; this is only needed to support ASC device evaluation.

2.Only populate for 5 V Standard MOSFET Hot Swap. Populate only from either Note 2 or Note 3, never both.

3.Only populate for 5 V MOSFET with Sense output Hot Swap. Populate only from either Note 3 or Note 3, never both.

The 5 V Hot Swap circuit is designed to support two separate implementations. The Standard MOSFET implementation uses a standard power MOSFET (Q6) and a 5 mΩ sense resistor (R60). The MOSFET with Sense output implementation uses a power MOSFET with current sense output (Q5) and a 3.30 Ω sense resistor. The Standard MOSFET implementation is a Load-based Hot Swap implementation with the MOSFET connected between the current sensing resistor and the load capacitor. The MOSFET with Sense output implementation is a Supply-based Hot Swap implementation with the MOSFET connected between the supply and the current sensing resistor. The full 5 V Hot Swap circuit is shown in [Figure 14](#page-18-0) below.



#### <span id="page-18-0"></span>**Figure 14. 5 V Hot Swap Circuit**



The Hot Swap circuit is designed to work with the Hot Swap component in the Platform Designer software. Platform Designer will automatically generate the Hot Swap algorithm and device configuration based on user defined settings for input voltage, MOSFET characteristics, load capacitance, and other parameters. For more detail on the Hot Swap algorithm and working with Hot Swap in Platform Designer, see the References section.

The Hot Swap circuit can be broken into three sections in order to understand the operation of the overall circuit:

- Hot Swap
	- Load-Based Using Standard MOSFET
	- Supply-Based Using MOSFET with Sense Output
- Fast Shutdown Circuit
- Current Sensing Test Circuit

#### **Load-Based Hot Swap (Standard MOSFET)**

The circuit in [Figure 15](#page-19-0) illustrates the Load-based Hot Swap using Standard MOSFET. The Load-based Hot Swap circuit has Q6 connected between the current sensing resistor R60 and the load capacitor. The N type MOSFET Q6 is controlled by the high voltage output (HVOUT2) from the ASC. The gate resistor (R61) and gate-source capacitor (C22) are used to maintain a soft turn on of Q6. The increased gate capacitance smooths out the current during the hysteretic control stage (see the References section for more details on the Hot Swap behavior).



<span id="page-19-0"></span>



The signals 5V\_HS\_CURRENT\_P and 5V\_HS\_CURRENT\_N are connected to the IMON1P and IMON1N signals of the ASC. The sensing resistor R60 is connected through the zero  $\Omega$  isolation resistors (R58, 59) to the ASC using Kelvin connections and differential layout techniques to maximize the current sensing accuracy at the IMON1 inputs.

The +5V HS signal is used by the Hot Swap function to monitor the load capacitor C13 voltage using VMON6 of the ASC. The Hot Swap function monitors the load capacitor C13 voltage for the following reasons:

- to see that C13 is charging up and there is not a short or open in the circuit
- to see that C13 has reached a voltage where a higher current limit can be used
- to know when C13 is close to the 5 V supply voltage Hot Swap is complete.

When Hot Swap is disabled R62 provides a discharge path for C13 to prepare the circuit for subsequent Hot Swaps. LED D10 and bias resistor R63 give a visual indication that the Hot Swap process is complete.

#### **Supply-Based Hot Swap (MOSFET with Sense Output)**

The circuit in [Figure 16](#page-20-0) illustrates the Supply-based Hot Swap using a MOSFET with Sense output. (Components from the Standard MOSFET Hot Swap are shown to illustrate the shared connections between the two circuits. Q6, R58, R59, R60, R61, C22 should not be populated when the MOSFET with Sense output is used.) The MOSFET with Sense output variation has Q5 connected to the supply side of R57. The SENSE output of Q5 provides a current proportional to the current flowing through the MOSFET drain (the BUK7C06 shown in the schematic has a typical drain current to sense current ratio of 615). The N type MOSFET Q5 is controlled by the HVOUT2 output from the ASC. The gate resistor (R54) and gate-source capacitor (C23) are used to maintain a soft turn on of Q5. The increased gate capacitance smooths out the current during the hysteretic control stage (see the References section for more details on the Hot Swap behavior).

#### <span id="page-20-0"></span>**Figure 16. 5 V Hot Swap - Supply Based, SENSEFET**



The signals 5V\_HS\_CURRENT\_P and 5V\_HS\_CURRENT\_N are connected to the IMON1P and IMON1N signals of the ASC. In the MOSFET with Sense output variation, R57 is used as the sensing resistor. R57 is tied between the sense current output and the Kelvin source pin of MOSFET Q5. R57 is connected through the zero Ω isolation resistors (R55, 56) to the ASC using Kelvin connections and differential layout techniques to maximize the current sensing accuracy at the IMON1 inputs.

VMON6 is used by the Hot Swap function to monitor the load capacitor C13 voltage. The Hot Swap function monitors the load capacitor C13 voltage for the following reasons:

- to see that C13 is charging up and there is not a short or open in the circuit
- to see that C13 has reached a voltage where a higher current limit can be used
- to know when C13 is close to the 5 V supply voltage Hot Swap is complete.

When Hot Swap is disabled R62 provides a discharge path for C13 to prepare the circuit for subsequent Hot Swaps. LED D10 and bias resistor R63 give a visual indication that the Hot Swap process is complete.

#### **Fast Shutdown Circuit**

The fast shutdown circuit for the 5 V Hot Swap is shown in [Figure 17](#page-21-0) below. The ASC\_5V\_OC\_SHUTDOWN signal is output from the main FPGA board via the ASC Interface Connector. The ASC\_5V\_OC\_SHUTDOWN signal is active high, and by default pulled up to 3.3 V by R64. When ASC\_5V\_OC\_SHUTDOWN is high, Q7 is biased on. This will pull the MOSFET gate low, holding the MOSFET off (see the Hot Swap circuit description above for more details). When ASC\_5V\_OC\_SHUTDOWN is driven low, Q7 will be biased off. When Q7 is turned off, the Hot Swap MOSFET will be controlled by the ASC HVOUT2 voltage. The fast shutdown feature can be implemented using the Hot Swap component in Platform Designer. Assign the FPGA PIO connected to ASC\_5V\_OC\_SHUTDOWN on the main FPGA board to the Fast Shut Down feature in Platform Designer. See the Reference section for more details.



#### <span id="page-21-0"></span>**Figure 17. 5 V Hot Swap – Fast Shutdown Circuit**



#### **Current Sense Feedback Circuit**

The 5 V Hot Swap circuit on the ASC Breakout board includes a current sense feedback circuit, shown in [Figure 18](#page-21-1). The purpose of this circuit is for demonstration and evaluation only, it does not need to be included on a customer application board. The current sense amplifier (U2 – ZXCT1009 from Diodes, Inc) provides an output current proportional to the voltage measured over R60. Based on the R60 resistance (5 mΩ) and the R94 resistance (20 kΩ), the ratio of output voltage at TP17 (I\_5V\_HS) to sensed current across R60 is about 1 V / 1A (this ratio is also maintained when Q5 and R57 are used instead of Q6 and R60). The test point I\_5V\_HS can be monitored on an oscilloscope to confirm the Hot Swap operation and evaluate the current behavior during Hot Swap. The internal current sense amplifier in the ASC is used in the Hot Swap algorithm, the circuit formed by U2 and R94 is only included to provide observable current feedback during the evaluation stage.

#### <span id="page-21-1"></span>**Figure 18. 5 V Hot Swap - Current Sense Feedback Circuit**





## <span id="page-22-0"></span>**12 V Hot Swap (Not Populated)**

The ASC Breakout Board provides a set of footprints and connections for implementing a 12 V Hot Swap circuit using the ASC's built in hardware. [Table 9](#page-22-1) lists the key elements associated with 12 V Hot Swap operation on the ASC Breakout Board.

<span id="page-22-1"></span>







1.Not required for customer designs; this is only needed to support ASC device evaluation.

2.Only populate for 12 V standard MOSFET Hot Swap. Populate only from either Note 2 or Note 3, never both.

3.Only populate for 12 V MOSFET with Sense output Hot Swap. Populate only from either Note 3 or Note 3, never both.

The 12 V Hot Swap circuit is designed to support two separate implementations. The standard MOSFET implementation uses standard power MOSFETs (Q9 and Q10) and a 10 mΩ sense resistor (R73). The MOSFET with Sense output implementation uses a power MOSFET with current sense output (Q11) along with a standard power MOSFET (Q10) and a 6.20 Ω sense resistor (R68). Both circuits are Supply-based Hot Swap implementations with the MOSFETs connected between the supply and the current sensing resistors. The full 12 V Hot Swap circuit is



shown in [Figure 19](#page-24-0) below.

#### <span id="page-24-0"></span>**Figure 19. 12 V HS Circuit**



The Hot Swap circuit is designed to work with the Hot Swap component in the Platform Designer software. Platform Designer will automatically generate the Hot Swap algorithm and device configuration based on user defined settings for input voltage, MOSFET characteristics, load capacitance, and other parameters. For more detail on the Hot Swap algorithm and working with Hot Swap in Platform Designer, see the [References](#page-31-0) section.

The Hot Swap circuit can be broken into five sections in order to understand the operation of the overall circuit:

- Input Voltage Monitor
- Charge Pump
- Supply-Based Hot Swap
	- Using Standard MOSFET
		- Using MOSFET with Sense Output
- Fast Shutdown Circuit
- Current Sensing Test Circuit

#### **Input Voltage Monitor**

VMON9 is used to monitor the input voltage. The voltage monitors have a max input voltage of 5.9 V, so the circuit in [Figure 20](#page-25-0) below is required to monitor the 12 V input rail. R65 and R66 divide down the voltage within the operating range of the VMON. (The voltage at VMON9 will be approximately 25% of the voltage at +12V\_SW). These resistors can be input into the Platform Designer tool in the Voltage view, and platform designer will automatically scale the trip points up to the input of the resistive divider.

D11 is included in the circuit to protect the voltage monitor input from transient voltages above the 5.9 V input voltage. The clamp voltage of 5.1 V is well below the 5.9 V max operating voltage for the VMON channel.



#### <span id="page-25-0"></span>**Figure 20. 12 V Hot Swap - Input Voltage Monitor Circuit**



#### **Charge Pump**

The 12 V Hot Swap circuit requires a charge pump to boost the gate voltage to around 20 V to fully turn on the MOSFET to conduct 12 V. The circuit shown in [Figure 21](#page-25-1) is used to implement this external charge pump using diodes, capacitors, and a transistor.

#### <span id="page-25-1"></span>**Figure 21. 12 V Hot Swap - Charge Pump Circuit**



The CHARGE PUMP signal is output from HVOUT1. The Hot Swap component in Platform Designer will configure HVOUT1 in the switched mode output, so that the output will toggle between 12 V and 0 V with an 81.25% duty cycle at 31.25 kHz. D14 is connected to the CHARGE\_PUMP signal to protect the HVOUT1 signal from transient voltages which may be present on the +12V SW rail. D14 will clamp transient voltages above 10 V, keeping the HVOUT1 voltage below the 13.2 V maximum operating voltage.

When the CHARGE PUMP signal is at 0 V, C18 will be charged to the  $+12V$  SW voltage through diode D13. At this time, PNP transistor Q17 will be off, due to the emitter-base voltage being below the Q17 cutoff voltage (the emitter voltage will be around +12V SW minus 0.7 V, while the base voltage is +12V SW).

When the CHARGE PUMP signal toggles up to 12 V, the voltage on C18 will be added to the CHARGE PUMP output voltage, resulting in the generation of approximately 22 V at the junction of C18 and D13. This voltage will result in an emitter-base voltage that will bias on Q17 (the emitter voltage will be around 22 V, while the base voltage is +12V\_SW). The 22 V will conduct through Q17 and D15 to charge up C19. C19 stores the voltage which is seen at the gate of the Hot Swap MOSFETs, and the MOSFETs will turn on as C19 is charged up. R80 provides a



discharge path for C19 when the charge pump is disabled. The PUMP V test point can be used for monitoring the charge pump voltage level.

#### **Supply-Based Hot Swap (Standard MOSFET)**

The circuit in [Figure 22](#page-26-0) illustrates the Supply-Based Hot Swap using Standard MOSFETs. The Supply-Based Hot Swap circuit has Q9 and Q10 connected between the supply and the current sensing resistor R73. The N type MOSFETs Q9 and Q10 are controlled by the output of the charge pump circuit (the charge pump is controlled by HVOUT1). Q9 and Q10 have their sources tied together. Q9 is connected in such a way that it only conducts from the supply to the load when the gate is biased and the MOSFET is on. Q10 is connected in such a way that it only conducts from the load to the supply when the gate is biased and the MOSFET is on. Connecting the MOSFETs in this way ensures that the Hot Swap algorithm can fully control current flowing in to charge up the load capacitor C15 and the current flowing out from C15 to the input supply (in case of input supply brown out). The gate resistors (R71, R72) and gate-source capacitors (C20, C21) are used to maintain a soft turn on of Q9 and Q10. The increased gate capacitance limits inrush current during the initial Hot Swap turn on and smooths out the current during the hysteretic control stage (see the [References](#page-31-0) section for more details on the Hot Swap behavior).



#### <span id="page-26-0"></span>**Figure 22. 12 V Hot Swap - Standard MOSFET Circuit**

The signals MON\_12V\_HS\_VOLTAGE and MON\_12V\_HS\_CURRENT are connected to the HIMONN\_HVMON and HIMONP signals of the ASC. These signals are protected from momentary over-voltage (including inductive flyback voltages when Q9 and Q10 are turned off) by the resistor (R74, R75) and capacitor (C16, C17) pair snubber circuit between the sensing resistor and the device inputs. The sensing resistor R73 is connected through the snubber circuit using Kelvin connections and differential layout techniques to maximize the current sensing accuracy at the HIMON inputs.

The MON\_12V\_HS\_VOLTAGE signal is also used by the Hot Swap function to monitor the load capacitor C15 voltage using the HVMON of the ASC. The Hot Swap function monitors the load capacitor C15 voltage for the following reasons:

- to see that C15 is charging up and there is not a short or open in the circuit
- to see that C15 has reached a voltage where a higher current limit can be used
- to know when C15 is close to the 12 V supply voltage Hot Swap is complete.

When Hot Swap is disabled R76 provides a discharge path for C15 to prepare the circuit for subsequent Hot Swaps. LED D12 and bias resistor R77 give a visual indication that the Hot Swap process is complete.



#### **Supply-Based Hot Swap (MOSFET with Sense Output)**

The circuit in [Figure](#page-28-0) illustrates the Supply-based Hot Swap using a MOSFET with Sense output. (Components from the Standard MOSFET Hot Swap are shown also to illustrate the shared connections between the two circuits. Q9, R71, R74, R75, C20, and C21 are not used with the MOSFET with Sense output). The MOSFET with Sense output variation has Q11 and R68 connected with Q10 and R73, with Q11 on the supply side of R68. The SENSE output provides a current proportional to the current flowing through the MOSFET drain (the BUK7C06 shown in the schematic has a typical drain current to sense current ratio of 615). The MOSFET with Sense output (Q11) takes the place of Q9 in this variation. The N type MOSFETs Q10 and Q11 are controlled by the output of the charge pump circuit (the charge pump is controlled by HVOUT1). Q10 and Q11 have their sources tied together. Q11 is connected in such a way that it only conducts from the supply to the load when the gate is biased and the MOSFET is on. Q10 is connected in such a way that it only conducts from the load to the supply when the gate is biased and the MOSFET is on. Connecting the MOSFETs in this way ensures that the Hot Swap algorithm can fully control current flowing in to charge up the load capacitor C15 and the current flowing out from C15 to the input supply (in case of input supply brown out). The gate resistors (R67, R72) and gate-source capacitors (C26, C21) are used to maintain a soft turn on of Q11 and Q10. The increased gate capacitance limits inrush current during the initial Hot Swap turn on and smooths out the current during the hysteretic control stage (see the References section for more details on the Hot Swap behavior).



#### **Figure 23. 12 V Hot Swap SENSEFET Circuit**

The signals MON\_12V\_HS\_VOLTAGE and MON\_12V\_HS\_CURRENT are connected to the HIMONN\_HVMON and HIMONP signals of the ASC. These signals are protected from momentary over-voltage (including inductive flyback voltages when Q11 and Q10 are turned off) by the resistor (R69, R70) and capacitor (C16, C17) pair snubber circuit between the sensing resistor and the device inputs. In the MOSFET with Sense output variation, R68 is used as the sensing resistor. R68 is tied between the sense current output and the Kelvin source pin of MOSFET Q11. R68 is connected through the snubber circuit using differential layout techniques to maximize the current sensing accuracy at the HIMON inputs. (Note that a resistor must be populated at R73, even in the MOSFET with Sense output variation. R74 and R75 are not populated. This allows the current to flow to the load capacitor without affecting the sense current measurement by the HIMON in ASC).



The MON 12V HS, VOLTAGE signal is also used by the Hot Swap function to monitor the load capacitor C15 voltage using the HVMON of the ASC. The Hot Swap function monitors the load capacitor C15 voltage for the following reasons:

- to see that C15 is charging up and there is not a short or open in the circuit
- to see that C15 has reached a voltage where a higher current limit can be used
- to know when C15 is close to the 12 V supply voltage Hot Swap is complete.

When Hot Swap is disabled R76 provides a discharge path for C15 to prepare the circuit for subsequent Hot Swaps. LED D12 and bias resistor R77 give a visual indication that the Hot Swap process is complete.

#### <span id="page-28-0"></span>**Fast Shutdown Circuit**

The fast shutdown circuit for the 12 V Hot Swap is shown in [Figure 24](#page-28-1) below. The ASC\_12V\_OC\_SHUTDOWN signal is output from the main FPGA board via the ASC Interface Connector. The ASC\_12V\_OC\_SHUTDOWN signal is active high, and by default pulled up to 3.3 V by R79. When ASC\_12V\_OC\_SHUTDOWN is high, Q12 is biased on. This will pull the MOSFET gate low, holding the MOSFET off. When ASC\_12V\_OC\_SHUTDOWN is driven low, Q12 will be turned off. When Q12 is turned off, the Hot Swap MOSFET(s) will be controlled by the charge pump voltage. The fast shutdown feature can be implemented using the Hot Swap component in Platform Designer. Assign the FPGA PIO connected to ASC\_12V\_OC\_SHUTDOWN on the main FPGA board to the Fast Shut Down feature in Platform Designer. See the [References](#page-31-0) section for more details.

#### <span id="page-28-1"></span>**Figure 24. 12 V Hot Swap - Fast Shutdown Circuit**



#### **Current Sense Feedback Circuit**

The 12 V Hot Swap circuit on the ASC Breakout board includes a current sense feedback circuit, shown in [Figure 25](#page-29-0). The purpose of this circuit is for demonstration and evaluation only, it does not need to be included on a customer application board. The current sense amplifier (U3 – ZXCT1009 from Diodes, Inc) provides an output current proportional to the voltage measured over R73. Based on the R73 resistance (10 mΩ) and the R95 resistance (10 kΩ), the ratio of output voltage to sensed current across R73 is about 1 V / 1A (this ratio is also maintained when Q11 and R68 are used instead of Q9 and R73). The test point I\_12V\_HS can be monitored on an oscilloscope to confirm the Hot Swap operation and evaluate the current behavior during Hot Swap. The internal current sense amplifier in the ASC is used in the Hot Swap algorithm, the circuit formed by U3 and R95 is only included to provide observable current feedback during the evaluation stage.



#### <span id="page-29-0"></span>**Figure 25. 12 V Hot Swap - Current Sense Feedback Circuit**



### **Prototype Area**

The ASC Breakout Board provides multiple areas for prototyping circuits with the ASC. The Through Hole Prototype Area (see Sheet 10 of the schematic) is accessible from both the top and bottom side of the board. As shown in [Figure 26,](#page-30-0) the Through Hole Prototype Area is arranged as a grid on the breakout board. The top three rows provide ten connections each to the +12V\_SW, +5V\_SW and +3.3 V voltage rails. The next eight rows provide ten open connections each – these can be used for mounting and connecting through hole components. The bottom row provides ten connections to the ground plane of the breakout board.



<span id="page-30-0"></span>**Figure 26. Through Hole Prototype Area**



The ASC Breakout Board also provides a surface-mount prototyping area on the bottom side of the board. The surface mount area is near the through hole prototyping area and provides a set of common footprints for resistors, capacitors, diodes, transistors and other integrated circuits as shown in [Table 10](#page-30-2). The schematic (Sheet 10) includes placeholder parts used to generate the footprints for the prototype area as shown in [Figure 27](#page-30-1). These surface mount footprints are unconnected – the user will need to connect any components placed on these footprints.

<span id="page-30-1"></span>**Figure 27. Surface Mount Prototype Area**







<span id="page-30-2"></span>**Table 10. SMD Prototype Area - Footprint Summary**

<b>Footprint Type</b>	Quantity	<b>Reference Designators</b>	<b>Common Use</b>
SOIC-8		Q20, Q21	Power MOSFETs, other ICs
SOT-23		Q22, Q23, Q24, Q25	NPN, PNP, MOSFET Transistors, and other ICs
<b>SOT-223</b>		Q26, Q27	Power MOSFETs
SMD-0805	12	R100, R101, R102, R103, R104, R105, R106, R107, R108, R109, R110, R111	Resistors, Inductors, Capacitors, and <b>Diodes</b>
<b>SMD-2512</b>		R112, R113	<b>Current Sense Resistors (Shunts)</b>



## **Mechanical Specifications**

Dimensions: 6 in. [L] x 3.5 in. [W] x 1 in. [H]

## **Environmental Specifications**

The breakout board must be stored between -40°C and 100°C. The recommended operating temperature is between 0°C and 55°C.

## **Electrical Specifications**

- 12 V Input +/- 15% (Input current requirement depending on Hot Swap settings and DC-DC Load Resistance)
- 5 V Input +/- 10% (Input current requirement depending on Hot Swap settings and DC-DC Load Resistance)
- 3.3 V Input +/- 5% (Breakout board current draw 100 mA typical)

## <span id="page-31-0"></span>**References**

- EB93, [Platform Manager 2 Evaluation Board User Guide](www.latticesemi.com/view_document?document_id=51143)
- FPGA-DS-02038, [L-ASC10 Data Sheet](www.latticesemi.com/view_document?document_id=50120)
- TN1225, [Platform Manager 2 Hardware Checklist](http://www.latticesemi.com/view_document?document_id=50103)
- [Platform Designer 3.1 User Guide](http://www.latticesemi.com/view_document?document_id=50444)
- AN6041, [Extending the VMON Input Range of Power/Platform Management Devices](http://www.latticesemi.com/view_document?document_id=5751)
- AN6074, [Interfacing the Trim Output of Power Manager II Devices to DC-DC Converters](http://www.latticesemi.com/view_document?document_id=27198)

## <span id="page-31-1"></span>**Ordering Information**



## **Technical Support Assistance**

Submit a technical support case through [www.latticesemi.com/techsupport.](www.latticesemi.com/techsupport)

## **Revision History**



© 2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at **[www.latticesemi.com/legal](http://www.latticesemi.com/corporate/legal/index.cfm)**. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



# <span id="page-32-0"></span>**Appendix A. Schematics**

**Figure 28. ASC System Block Diagram**





**Figure 29. Analog Sense and Control**







**Figure 30. Trims DCDC 1-2 (Not Populated on Breakout Board)**





**Figure 31. Trims DCDC 3-4 (Not Populated on Breakout Board)**





**Figure 32. Inputs: Temperature Sensors, Trim Pots & Switches**





**Figure 33. Hot Swap, 5 V (Not Populated on Breakout Board)**









### **Figure 35. LEDs**











**Figure 37. Prototype and Mounting Holes**





**Figure 38. Mechanical Drawing**





# **Appendix B. Bill of Materials – Populated on Breakout Board**





# **Appendix C. Bill of Materials – Not Populated on Breakout Board**





## ® **ASC Breakout Board**



1. Only populate for 12 V Standard MOSFET Hot Swap. Populate only from either Note 1 or Note 2, never both.

2. Only populate for 12 V MOSFET with Sense Output Hot Swap. Populate only from either Note 1 or Note 2, never both.

3. Only populate for 5 V Standard MOSFET Hot Swap. Populate only from either Note 3 or Note 4, never both.

4. Only populate for 12 V MOSFET with Sense Output Hot Swap. Populate only from either Note 3 or Note 4, never both.



## **Appendix D. Known Issues**

The populated components on the breakout board work as specified without issue. There is an issue related to the footprints and connections in the 12 V Hot Swap – Charge Pump section of the board.

The footprint for Q17 contains an error in the connection to the device pins. [Figure 39](#page-46-0) shows the footprint of Q17, with each of the device pin connections labeled. The footprint has the base and collector pin connections swapped. Q17 needs to be populated according to [Figure 40](#page-46-1), with the connections swapped, in order for the 12 V Hot Swap circuit to function properly.



<span id="page-46-0"></span>**Figure 39. 12 V Hot Swap - Charge Pump - Q17 Footprint Error**

<span id="page-46-1"></span>**Figure 40. 12 V Hot Swap - Charge Pump - Q17 Correction**



One method for fixing the connection on the board is to place Q17 (2N3906) in the configuration shown in [Figure 41](#page-47-0). In this configuration, Q17 is flipped upside down, and then rotated clockwise. This configuration results in the collector and base connections being swapped back to the correct pin connections.



### <span id="page-47-0"></span>**Figure 41. Q17 - Orientation for Corrected Connection**

