Features

- High-speed address/chip select access time
 - Commercial: 20/25ns (max.)
 - Industrial: 20/25ns (max.)
 - Military: 20/25/35/45/55/70/85/100ns (max.)
- Low power consumption
- Battery backup operation 2V data retention voltage (L Version only)
- Produced with advanced CMOS high-performance technology
- ◆ Inputs and outputs directly TTL-compatible
- Three-state outputs
- Available in 28-pin DIP, CERDIP and SOJ
- Military product compliant to MIL-STD-883, Class B.
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Green parts available, see ordering information

Description

The IDT7164 is a 65,536 bit high-speed static RAM organized as 8K \times 8. It is fabricated using high-performance, high-reliability CMOS technology.


Address access times as fast as 20ns are available and the circuit offers a reduced power standby mode. When \overline{CS}_1 goes HIGH or CS2 goes LOW, the circuit will automatically go to, and remain in, a low-power standby mode. The low-power (L) version also offers a battery backup data retention capability at power supply levels as low as 2V.

All inputs and outputs of the IDT7164 are TTL-compatible and operation is from a single 5V supply, simplifying system designs. Fully static asynchronous circuitry is used, requiring no clocks or refreshing for operation.


The IDT7164 is packaged in a 28-pin 300 mil CERDIP, a 28-pin 600 mil CERDIP, 300mil Plastic DIP and 300mil SOJ

Military grade product is manufactured in compliance with MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

Functional Block Diagram



Pin Configurations⁽¹⁾



DIP/SOJ Top View

NOTE:

1. This text does not indicate orientation of actual part-marking.

Pin Descriptions

Description
Address
Data Input/Output
Chip Select
Chip Select
Write Enable
Output Enable
Ground
Power

2967 thi 01

2967 tbl 05

Absolute Maximum Ratings(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтѕ	Storage Temperature	-55 to +125	-65 to +150	°C
Рт	Power Dissipation	1.0	1.0	W
ЮИТ	DC Output Current	50	50	mA

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may
 cause permanent damage to the device. This is a stress rating only and functional
 operation of the device at these or any other conditions above those indicated in the
 operational sections of this specification is not implied. Exposure to absolute
 maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed VCC + 0.5V.

Truth Table (1,2,3)

	WE	CS₁	CS2	ŌĒ	I/O	Function
	Χ	Ι	Х	Х	High-Z	Deselected - Standby (ISB)
	Χ	Х	L	Х	High-Z	Deselected - Standby (ISB)
	Х	VHC	VHC or VLC	X	High-Z	Deselected - Standby (ISB1)
	Χ	Х	VLC	Х	High-Z	Deselected - Standby (ISB1)
	Н	L	Н	Η	High-Z	Output Disabled
	Н	L	Н	L	DATAout	Read Data
ſ	٦	L	Н	Х	DATAIN	Write Data

NOTES:

2967 tbl 03

2967 tbl 02

- 1. CS2 will power-down \overline{CS}_1 , but \overline{CS}_1 will not power-down CS2.
- 2. H = VIH, L = VIL, X = don't care.
- 3. VLC = 0.2V, VHC = VCC 0.2V

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Ground	0	0	0	٧
VIH	Input HIGH Voltage	2.2		Vcc + 0.5	٧
VIL	Input LOW Voltage	-0.5 ⁽¹⁾		0.8	٧

NOTE:

1. V_{IL} (min.) = -1.5V for pulse width less than 10ns, once per cycle.

Recommended Operating Temperature and Supply Voltage

Grade	Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5V ± 10%
Industrial	-40°C to +85°C	0V	5V ± 10%
Commercial	0°C to +70°C	0V	5V ± 10%

2967 tbl 04

NOTE:

Capacitance (TA = +25°C, f = 1.0MHz)

Symbol Parameter ⁽¹⁾		Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	8	pF
Cvo	I/O Capacitance	Vout = 0V	8	pF

DC Electrical Characteristics⁽¹⁾ ($Vcc = 5.0V \pm 10\%$, VLC = 0.2V, VHC = Vcc - 0.2V)

		7164S20 7164S25 7164L20 7164L25							
Symbol	Parameter	Power	Com'l.	Ind.	Mil.	Com'l.	Ind.	Mil.	Unit
ICC1	Operating Power Supply Current	S	100	110	110	90	110	110	mA
	$\overline{\text{CS}}_1 = \text{ViL}$, $\text{CS}_2 = \text{ViH}$, $\overline{\text{O}}$ utputs Open $\text{Vcc} = \text{Max.}$, $\text{f} = 0^{(2)}$	L	90	100	100	90	100	100	
ICC2 Dynamic Operating Current	S	170	170	180	170	170	180	mA	
	$\overline{CS}_1 = V_{IL}, \overline{CS}_2 = \overline{V}_{IH}, \text{ Outputs Open}$ $V_{CC} = Max., f = f_{MAX}^{(2)}$	L	150	150	160	150	150	160	
ISB	Standby Power Supply Current	S	20	20	20	20	20	20	mA
	$\begin{array}{l} (TTL \ \ Level), \ \overline{CS}_1 \geq V_{IH}, \ \ CS_2 \leq V_{IL}, \\ Outputs \ \ Open, \ \ Vcc = Max., \ f = f_{MAX}^{(2)} \end{array}$	L	3	3	5	3	3	5	
ISB1 Full Standby Power Supply Current (CMOS Level), $f = 0^{(2)}$, Vcc = Max.	S	15	15	20	15	15	20	mA	
	1. $\overline{CS}_1 \ge VHC$ and $\overline{CS}_2 \ge VHC$, or 2. $\overline{CS}_2 \le VLC$		0.2	0.2	1	0.2	0.2	1	

2967 tbl 07

			7164S35 7164L35	7164S45 7164L45	7164S55 7164L55	7164S70 7164L70	7164S85/100 7164L85/100	
Symbol	Parameter	Power	Mil.	Mil.	Mil.	Mil.	Mil.	Unit
ICC1	Operating Power Supply Current CS1 = VIL, CS2 = VIH, Outputs Open	S	100	100	100	100	100	mA
	Vcc = Max., $f = 0^{(2)}$	L	90	90	90	90	90	
ICC2	Dynamic Operating Current	s	160	160	160	160	160	mA
	$\overline{\text{CS}}_1 = \text{VIL}, \ \overline{\text{CS}}_2 = \overline{\text{VIH}}, \ \text{Outputs Open}$ $\text{Vcc} = \text{Max.}, \ f = \text{fmax}^{(2)}$	L	140	130	125	120	120	
ISB	Standby Power Supply Current	s	20	20	20	20	20	mA
	(TTL Level), $\overline{CS1} \ge V_{IH}$, $CS2 \le V_{IL}$, Outputs Open, $VCC = Max.$, $f = f_{MAX}^{(2)}$		5	5	5	5	5	
ISB1	Full Standby Power Supply Current (CMOS Level), f = 0 ⁽²⁾ , Vcc = Max.	S	20	20	20	20	20	mA
	1. $\overline{CS}_1 \ge VHC$ and $CS_2 \ge VHC$, or 2. $CS_2 \le VLC$	L	1	1	1	1	1	

2967 tbl 08

- 1. All values are maximum guaranteed values.
- 2. $f_{MAX} = 1/t_{RC}$ (all address inputs are cycling at f_{MAX}); f = 0 means no address input lines are changing.

^{1.} This parameter is determined by device characterization, but is not production tested.

DC Electrical Characteristics (Vcc = 5.0V ± 10%)

				IDT7	1648	IDT7	'164L	
Symbol	Parameter	Test Conditio	Test Conditions		Max.	Min.	Max.	Unit
lu	Input Leakage Current	Vcc = Max., VIN = GND to Vcc	MIL. COM'L. & IND		10 5		5 2	μΑ
llo	Output Leakage Current	$Vcc = Max., \overline{CS}_1 = VH,$ Vout = GND to Vcc	MIL. COM'L. & IND	_	10 5		5 2	μΑ
Vol	Output Low Voltage	IOL = 8mA, VCC = Min.		_	0.4	_	0.4	V
		IoL = 10mA, Vcc = Min.		_	0.5	_	0.5	
Vон	Output High Voltage	IOH = -4mA, VCC = Min.		2.4	_	2.4	_	٧

2967 tbl 09

2967 tbl 10

Data Retention Characteristics Over All Temperature Ranges (L Version Only) (VLC = 0.2V, VHC = VCC - 0.2V)

					Ty _l Vα	p. ⁽¹⁾		ax. c @	
Symbol	Parameter	Test Condition		Min.	2.0V	3.0V	2.0V	3.0V	Unit
VDR	Vcc for Data Retention			2.0					٧
ICCDR	Data Retention Current		MIL. COM'L. & IND		10 10	15 15	200 60	300 90	μΑ
tCDR ⁽³⁾	Chip Deselect to Data Retention Time	1. CS 1 ≥ VI CS2 ≥ VI	1. CS 1 ≥ VHC CS2 ≥ VHC, or						ns
tR ⁽³⁾	Operation Recovery Time	2. CS2 <u><</u> V	_C	trc ⁽²⁾	_		_		ns
lilil ⁽³⁾	Input Leakage Current						2	2	μΑ

NOTES:

- 1. $TA = +25^{\circ}C$.
- 2. tRC = Read Cycle Time.
- 3. This parameter is guaranteed by device characterization, but is not production tested.

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

2967 tbl 11




Figure 1. AC Test Load




Figure 2. AC Test Load

(for tclz1, tclz2, tolz, tcHz1, tcHz2, toHz, tow, and twHz)

*Includes scope and jig capacitances

AC Electrical Characteristics ($VCC = 5.0V \pm 10\%$, All Temperature Ranges)

			4S20 4L20		4S25 4L25	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
Read Cy	rcle					
trc	Read Cycle Time	20	_	25	_	ns
taa	Address Access Time	_	19	_	25	ns
tacs1 ⁽¹⁾	Chip Select-1 Access Time	_	20	_	25	ns
tacs2 ⁽¹⁾	Chip Select-2 Access Time		25	_	30	ns
tCLZ1,2 ⁽²⁾	Chip Select-1, 2 to Output in Low-Z	5		5	_	ns
toE	Output Enable to Output Valid	_	8	_	12	ns
tolz(2)	Output Enable to Output in Low-Z	0		0	_	ns
tCHZ1,2 ⁽²⁾	Chip Select-1,2 to Output in High-Z	_	9	_	13	ns
tohz ⁽²⁾	Output Disable to Output in High-Z	_	8		10	ns
tон	Output Hold from Address Change	5		5	_	ns
tpu ⁽²⁾	Chip Select to Power Up Time	0	_	0	_	ns
tpD ⁽²⁾	Chip Deselect to Power Down Time	_	20	_	25	ns
Write Cy	vcle					
twc	Write Cycle Time	20	_	25	_	ns
tCW1,2	Chip Select to End-of-Write	15		18	_	ns
taw	Address Valid to End-of-Write	15		18	_	ns
tas	Address Set-up Time	0		0		ns
twp	Write Pulse Width	15		21		ns
twr1	Write Recovery Time (CS1, WE)	0		0		ns
twR2	Write Recovery Time (CS2)	5		5	_	ns
twhz ⁽²⁾	Write Enable to Output in High-Z		8		10	ns
tow	Data to Write Time Overlap	10		13		ns
tDH1	Data Hold from Write Time (CS1, WE)	0		0		ns
tDH2	Data Hold from Write Time (CS2)	5		5	_	ns
tow ⁽²⁾	Output Active from End-of-Write	4	_	4	_	ns

2967 tbl 12

- 1. Both chip selects must be active for the device to be selected.
- 2. This parameter is guaranteed by device characterization, but is not production tested.

AC Electrical Characteristics (con't.) ($Vcc = 5.0V \pm 10\%$, Military Temperature Ranges)

	Parameter	7164S35 7164L35		7164S45 7164L45		7164S55 7164L55		7164S70 7164L70		7164S85/100 7164L85/100		
Symbol		Max.	Min.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	rcle											
trc	Read Cycle Time	35	_	45	_	55	_	70	_	85/100		ns
taa	Address Access Time	_	35		45	_	55	_	70		85/100	ns
tacs1 ⁽¹⁾	Chip Select-1 Access Time	_	35	_	45	_	55	_	70	_	85/100	ns
tACS2 ⁽¹⁾	Chip Select-2 Access Time	_	40	_	45	_	55	_	70	_	85/100	ns
tCLZ1,2 ⁽²⁾	Chip Select-1, 2 to Output in Low-Z	5	_	5	_	5	_	5	_	5	_	ns
toE	Output Enable to Output Valid	_	18	_	25	_	30	_	35	_	40	ns
tolz(2)	Output Enable to Output in Low-Z	0	_	0	_	0	_	0	_	0	_	ns
tCHZ1,2 ⁽²⁾	Chip Select-1,2 to Output in High-Z	_	15	_	20	_	25	_	30	_	35	ns
tohz ⁽²⁾	Output Disable to Output in High-Z	_	15	_	20	_	25	_	30	_	35	ns
tон	Output Hold from Address Change	5	_	5		5	_	5		5	_	ns
tpu ⁽²⁾	Chip Select to Power Up Time	0	_	0	_	0	_	0	_	0	_	ns
tPD ⁽²⁾	Chip Deselect to Power Down Time	_	35	_	45	_	55	_	70	_	85/100	ns
Write Cy	rcle		I	I			I					
twc	Write Cycle Time	35	_	45	_	55	_	70	_	85/100	_	ns
tCW1,2	Chip Select to End-of-Write	25	_	33	_	50	_	60	_	75	_	ns
taw	Address Valid to End-of-Write	25	_	33	_	50	_	60	_	75	_	ns
tas	Address Set-up Time	0	_	0	_	0	_	0	_	0		ns
twp	Write Pulse Width	25		25	_	50		60		75		ns
twR1	Write Recovery Time (CS ₁ , WE)	0		0	_	0		0	_	0		ns
twR2	Write Recovery Time (CS ₂)	5		5	_	5		5	_	5		ns
twnz ⁽²⁾	Write Enable to Output in High-Z	_	14		18	_	25	_	30	_	35	ns
tow	Data to Write Time Overlap	15	_	20	_	25	_	30		35		ns
tDH1	Data Hold from Write Time (CS1, WE)	0	_	0	_	0	_	0	_	0	_	ns
tDH2	Data Hold from Write Time (CS ₂)	5	_	5		5		5		5	_	ns
tow ⁽²⁾	Output Active from End-of-Write	4		4		4		4		4		ns

2967 tbl 13


^{1.} Both chip selects must be active for the device to be selected.

^{2.} This parameter is guaranteed by device characterization, but is not production tested.


2967 drw 05

2967 drw 07


Timing Waveform of Read Cycle No. 1(1)



Timing Waveform of Read Cycle No. 2^(1,2,4)




Timing Waveform of Read Cycle No. 3(1,3,4)




- 1. $\overline{\text{WE}}$ is HIGH for Read cycle.
- 2. Device is continuously selected, \overline{CS}_1 is LOW, CS2 is HIGH.
- Address valid prior to or coincident with $\overline{\text{CS}}_1$ transition LOW and CS2 transition HIGH.
- $\overline{\text{OE}}$ is LOW.
- Transition is measured ±200mV from steady state.

Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)(1,5)




Timing Waveform of Write Cycle No. 2 (CS Controlled Timing)(1)




- 1. A write occurs during the overlap of a LOW \overline{WE} , a LOW \overline{CS}_1 and a HIGH CS2.
- 2. twn, 2 is measured from the earlier of $\overline{\text{CS}}_1$ or $\overline{\text{WE}}$ going HIGH or CS2 going LOW to the end of the write cycle.
- 3. During this period, I/O pins are in the output state so that the input signals must not be applied.
- 4. If the CS1 LOW transition or CS2 HIGH transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 5. $\overline{\text{OE}}$ is continuously HIGH. If $\overline{\text{OE}}$ is LOW during a $\overline{\text{WE}}$ controlled write cycle, the write pulse width must be the larger of twp or (twHz +tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{\text{OE}}$ is HIGH during a $\overline{\text{WE}}$ controlled write cycle, this requirement does not apply and the minimum write pulse width is as short as the specified twp.
- 6. Transition is measured ±200mV from steady state.

Low Vcc Data Retention Waveform



Ordering Information



- $1. \quad \text{Contact your local sales of fice for industrial temp range for other speeds, packages and powers.} \\$
- 2. Green parts available. For specific speeds, packages and powers contact your local sales office.

Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
20	7164L20DB	CD28	CDIP	М
	7164L20TDB	SD28	CDIP	М
	7164L20YG	PJG28	SOJ	С
	7164L20YG8	PJG28	SOJ	С
	7164L20YGI	PJG28	SOJ	I
	7164L20YGl8	PJG28	SOJ	I
25	7164L25DB	CD28	CDIP	М
	7164L25TDB	SD28	CDIP	М
	7164L25YG	PJG28	SOJ	С
	7164L25YG8	PJG28	SOJ	С
	7164L25YGI	PJG28	SOJ	I
	7164L25YGI8	PJG28	SOJ	1
35	7164L35DB	CD28	CDIP	М
	7164L35TDB	SD28	CDIP	М
45	7164L45DB	CD28	CDIP	М
	7164L45TDB	SD28	CDIP	М
55	7164L55DB	CD28	CDIP	М
	7164L55TDB	SD28	CDIP	М
70	7164L70DB	CD28	CDIP	М
	7164L70TDB	SD28	CDIP	М
85	7164L85DB	CD28	CDIP	М
	7164L85TDB	SD28	CDIP	М
100	7164L100DB	CD28	CDIP	М

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
20	7164S20DB	CD28	CDIP	М
	7164S20TDB	SD28	CDIP	М
	7164S20TPG	PTG28	PDIP	С
	7164S20TPGI	PTG28	PDIP	I
	7164S20YG	PJG28	SOJ	С
	7164S20YG8	PJG28	SOJ	С
	7164S20YGI	PJG28	SOJ	- 1
	7164S20YGl8	PJG28	SOJ	I
25	7164S25DB	CD28	CDIP	М
	7164S25TDB	SD28	CDIP	М
	7164S25TPG	PTG28	PDIP	С
	7164S25YG	PJG28	SOJ	С
	7164S25YG8	PJG28	SOJ	С
	7164S25YGI	PJG28	SOJ	-
	7164S25YGl8	PJG28	SOJ	I
35	7164S35DB	CD28	CDIP	М
	7164S35TDB	SD28	CDIP	М
45	7164S45DB	CD28	CDIP	М
	7164S45TDB	SD28	CDIP	М
55	7164S55DB	CD28	CDIP	М
	7164S55TDB	SD28	CDIP	М
70	7164S70DB	CD28	CDIP	М
	7164S70TDB	SD28	CDIP	М
85	7164S85DB	CD28	CDIP	М
	7164S85TDB	SD28	CDIP	М
100	7164S100DB	CD28	CDIP	М

Datasheet Document History

01/13/00		Updated to new format
	Pp. 1, 2, 3, 5, 10	Added Industrial Temperature range offerings
	Pp. 1, 3, 9	Removed commercial 70ns speed grade offering
	Pp. 1, 3, 6, 10	Added 100ns speed grade specification details
	Pg. 3	Revised notes and footnotes in DC Electrical tables
	Pp. 5, 6	Revised notes and footnotes in AC Electrical tables
	Pg. 8	Removed Note 1 from Write Cycle No. 1 and No. 2 diagrams; renumbered notes and footnotes
	Pp. 9, 10	Separated Ordering Information into commercial, industrial, and military offerings
	Pg. 11	Added Datasheet Document History
08/09/00		Not recommended for new designs
02/01/01		Removed "Not recommended for new designs"
12/07/01	Pg. 10	Add PJ28 to Industrial temperature.
09/30/04	Pg. 9,10	Added "restricted hazardous substance device" to ordering information.
11/16/06	Pg.3	Addedindustrialtemppowerlimitsfor20nspart.Changedpowerlimitsfor25nspartforcommercial
		and industrial. Changed power limits for commercial and industrial for 35ns part.
	Pg.10	Added 20ns part to ordering information. Refer to PCN SR-0602-01
02/20/07	Pg. 9, 10	Added L generation die step to data sheet ordering information.
04/27/11	Pg. 1-3,5,6,9	Obsoleted 24-pin 600 mil, 15ns for Commercial and 35ns for Industrial & Commercial.
		AddedTapeandReeltoOrderinginformationandupdateddescriptionofRestrictedhaz ardous
		substance device to Green.
10/30/13	Pg. 1	In the Description: Removed reference to IDT's fabrication and removed "the latest revision of".
12/06/16	Pg. 2	Removed half moon from the pin configuration diagram for all packages to reflect pin 1 orientation and added dot at pin 1
		Updated the package codes in the DIP/SOJ pin configuration
	Pg. 9	Updated the package codes in the Ordering Information
		Updated the BLANK designator from "Tube and Tray" to "Tube" in Ordering Information
	Pg. 1 & 9	AddedstandardfootnotestoOrderingInformationwithinstructionsfororderingIndustrialtempandfootnotestoOrderingInformationwithinstructionsfororderingIndustrialtempandfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotesfootnotes
		Green parts
07/30/20	Pg. 1-12	Rebranded as Renesas datasheet
	Pg. 2	Updated pin configurations
	Pg.10	Added Orderable Part Information tables

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/