



## Features

- 32K x 36 or 64K x 18 organizations
- 0.25 $\mu$  CMOS technology
- Synchronous Register-Latch Mode of Operation with Self-Timed Late Write
- Single Differential PECL Clock
- +3.3V Power Supply, Ground, 2.5V  $V_{DDQ}$
- 2.5V LVTTTL Input and Output levels
- Registered Addresses, Write Enables, Synchronous Select, and Data Ins
- Latched Outputs
- Common I/O
- 30 $\Omega$  Drivers
- Asynchronous Output Enable and Power Down Inputs
- Boundary Scan using limited set of JTAG 1149.1 functions
- Byte Write Capability & Global Write Enable
- 7 x 17 Bump Ball Grid Array Package with SRAM JEDEC Standard Pinout and Boundary SCAN Order

## Description

IBM0436A1ANLAA and IBM0418A1ANLAA are 1Mb Synchronous Register-Latch Mode, high-performance CMOS Static Random Access Memories (SRAM). These SRAMs are versatile, have a wide input/output (I/O) interface, and can achieve cycle times as short as 4.5ns. Differential K clocks are used to initiate the read/write operation; all internal operations are self-timed. At the rising edge of the K

clock, all address, write-enable, sync select, and data input signals are registered internally. Data outputs are updated from output registers off the falling edge of the K clock. An internal write buffer allows write data to follow one cycle after addresses and controls. The device is operated with a single +3.3V power supply and is compatible with 2.5V LVTTTL I/O interfaces.

### x36 BGA Pinout (Top View)

	1	2	3	4	5	6	7
A	V <sub>DDQ</sub>	SA	SA	NC	SA	SA	V <sub>DDQ</sub>
B	NC	NC	NC	NC	NC	NC	NC
C	NC	SA	SA	V <sub>DD</sub>	SA	SA	NC
D	DQ19	DQ18	V <sub>SS</sub>	NC	V <sub>SS</sub>	DQ9	DQ10
E	DQ22	DQ20	V <sub>SS</sub>	$\overline{SS}$	V <sub>SS</sub>	DQ11	DQb13
F	V <sub>DDQ</sub>	DQ21	V <sub>SS</sub>	$\overline{G}$	V <sub>SS</sub>	DQ12	V <sub>DDQ</sub>
G	DQ24	DQ23	$\overline{SBWc}$	NC	$\overline{SBWb}$	DQ14	DQb15
H	DQ25	DQ26	V <sub>SS</sub>	NC	V <sub>SS</sub>	DQ17	DQb16
J	V <sub>DDQ</sub>	V <sub>DD</sub>	NC	V <sub>DD</sub>	NC	V <sub>DD</sub>	V <sub>DDQ</sub>
K	DQ34	DQ35	V <sub>SS</sub>	K	V <sub>SS</sub>	DQ8	DQ7
L	DQ33	DQ32	$\overline{SBWd}$	$\overline{K}$	$\overline{SBWa}$	DQ5	DQ6
M	V <sub>DDQ</sub>	DQ30	V <sub>SS</sub>	$\overline{SW}$	V <sub>SS</sub>	DQ3	V <sub>DDQ</sub>
N	DQ31	DQ29	V <sub>SS</sub>	SA	V <sub>SS</sub>	DQ2	DQ4
P	DQ28	DQ27	V <sub>SS</sub>	SA	V <sub>SS</sub>	DQ0	DQ1
R	NC	SA	M1*	V <sub>DD</sub>	M2*	SA	NC
T	NC	NC	SA	SA	SA	NC	ZZ
U	V <sub>DDQ</sub>	TMS	TDI	TCK	TDO	NC	V <sub>DDQ</sub>

**Note:** \* M1 and M2 are clock mode pins. For this application, M1 and M2 need to connect to V<sub>DD</sub> and V<sub>SS</sub> respectively.

### x18 BGA Pinout (Top View)

	1	2	3	4	5	6	7
A	V <sub>DDQ</sub>	SA	SA	NC	SA	SA	V <sub>DDQ</sub>
B	NC	NC	NC	NC	NC	NC	NC
C	NC	SA	SA	V <sub>DD</sub>	SA	SA	NC
D	DQ14	NC	V <sub>SS</sub>	NC	V <sub>SS</sub>	DQ0	NC
E	NC	DQ15	V <sub>SS</sub>	$\overline{SS}$	V <sub>SS</sub>	NC	DQ1
F	V <sub>DDQ</sub>	NC	V <sub>SS</sub>	$\overline{G}$	V <sub>SS</sub>	DQ2	V <sub>DDQ</sub>
G	NC	DQ16	$\overline{SBWb}$	NC	NC	NC	DQ3
H	DQ17	NC	V <sub>SS</sub>	NC	V <sub>SS</sub>	DQ4	NC
J	V <sub>DDQ</sub>	V <sub>DD</sub>	NC	V <sub>DD</sub>	NC	V <sub>DD</sub>	V <sub>DDQ</sub>
K	NC	DQ13	V <sub>SS</sub>	K	V <sub>SS</sub>	NC	DQ8
L	DQ12	NC	NC	$\overline{K}$	$\overline{SBWa}$	DQ7	NC
M	V <sub>DDQ</sub>	DQ10	V <sub>SS</sub>	$\overline{SW}$	V <sub>SS</sub>	NC	V <sub>DDQ</sub>
N	DQ11	NC	V <sub>SS</sub>	SA	V <sub>SS</sub>	DQ6	NC
P	NC	DQ9	V <sub>SS</sub>	SA	V <sub>SS</sub>	NC	DQ5
R	NC	SA	M1	V <sub>DD</sub>	M2	SA	NC
T	NC	SA	SA	NC	SA	SA	ZZ
U	V <sub>DDQ</sub>	TMS	TDI	TCK	TDO	NC	V <sub>DDQ</sub>

**Note:** \* M1 and M2 are clock mode pins. For this application, M1 and M2 need to connect to V<sub>DD</sub> and V<sub>SS</sub> respectively.




### Pin Description

SA	Address Input 16 Addresses for 64K x 18 15 Addresses for 32K x 36	TDO	IEEE 1149.1 Test Output (LVTTTL level)
DQ0-DQ35	Data I/O DQ0-DQ17 for 512K x 18 DQ0-DQ35 for 256K x 36	$\overline{G}$	Asynchronous Output Enable
K, $\overline{K}$	Differential Input Register Clocks	$\overline{SS}$	Synchronous Select
$\overline{SW}$	Write Enable, Global	M1, M2	Clock Mode Inputs. Selects Single or Dual Clock Operation.
$\overline{SBW}a$	Write Enable, Byte a (DQ0-DQ8)	V <sub>DD</sub>	Power Supply (+3.3V)
$\overline{SBW}b$	Write Enable, Byte b (DQ9-DQ17)	V <sub>SS</sub>	Ground
$\overline{SBW}c$	Write Enable, Byte c (DQ18-DQ26)	V <sub>DDQ</sub>	Output Power Supply
$\overline{SBW}d$	Write Enable, Byte d (DQ27-DQ35)	ZZ	Asynchronous Sleep Mode
TMS, TDI, TCK	IEEE <sup>®</sup> 1149.1 Test Inputs (LVTTTL levels)	NC	No Connect

### Ordering Information

Part Number	Organization	Speed	Leads
IBM0436A1ANLAA - 4H	32K x 36	4.5ns Access / 4.5ns Cycle	7 x 17 BGA
IBM0436A1ANLAA - 5	32K x 36	5.0ns Access / 5.0ns Cycle	7 x 17 BGA
IBM0436A1ANLAA - 5H	32K x 36	5.5ns Access / 5.5ns Cycle	7 x 17 BGA
IBM0418A1ANLAB - 4H	256K x 18	4.5ns Access / 4.5ns Cycle	7 x 17 BGA
IBM0418A1ANLAB - 5	256K x 18	5.0ns Access / 5.0ns Cycle	7 x 17 BGA
IBM0418A1ANLAB - 5H	256K x 18	5.5ns Access / 5.5ns Cycle	7 x 17 BGA

### Block Diagram



## SRAM Features

### Late Write

The Late Write function allows for write data to be registered one cycle after addresses and controls. This feature eliminates one bus-turnaround cycle, necessary when going from a read to a write operation. Late write is accomplished by buffering write addresses and data so that the write operation occurs during the next write cycle. When a read cycle occurs after a write cycle, the address and write data information are stored temporarily in holding registers. During the first write cycle preceded by a read cycle, the SRAM array is updated with address and data from the holding registers. Read cycle addresses are monitored to determine if read data is to be supplied from the SRAM array or the write buffer. The bypassing of the SRAM array occurs on a byte-by-byte basis. When only one byte is written during a write cycle, read data from the last written address has new byte data from the write buffer and remaining bytes from the SRAM array.

### Mode Control

Mode control pins M1 and M2 are used to select four different JEDEC-standard read protocols. This SRAM supports single clock, register latch operation ( $M1 = V_{DD}$ ,  $M2 = V_{SS}$ ). This datasheet describes single clock register latch functionality only. Mode control inputs must be set at power up and must not change during SRAM operation. This SRAM is tested only in the register-latch mode.

### Sleep Mode

The sleep mode is enabled by switching the synchronous signal ZZ High. When the SRAM is in the sleep mode, the outputs go to a High-Z state and the SRAM draws standby current. SRAM data is preserved and a recovery time ( $t_{ZZR}$ ) is required before the SRAM resumes normal operation.

### Power-Up Requirements

To ensure the optimum internally regulated supply voltage, the SRAM requires 4 $\mu$ s of power-up time after  $V_{DD}$  reaches its operating range.

### Power-Up and Power-Down Sequencing

The power supplies must be powered up in the following order:  $V_{DD}$ ,  $V_{DDQ}$ , and Inputs. The power-down sequence must be in the reverse order.  $V_{DDQ}$  may not exceed  $V_{DD}$  by more than 0.6V. No special tracking between power supplies is required.

## Clock Truth Table

K	ZZ	$\overline{SS}$	$\overline{SW}$	$\overline{SBWa}$	$\overline{SBWb}$	$\overline{SBWc}$	$\overline{SBWd}$	DQ (n)	DQ (n+1)	MODE
L→H	L	L	H	X	X	X	X	X	D <sub>OUT</sub> 0-35	Read Cycle All Bytes
L→H	L	L	L	L	H	H	H	X	D <sub>IN</sub> 0-8	Write Cycle 1st Byte
L→H	L	L	L	H	L	H	H	X	D <sub>IN</sub> 9-17	Write Cycle 2nd Byte
L→H	L	L	L	H	H	L	H	X	D <sub>IN</sub> 18-26	Write Cycle 3rd Byte
L→H	L	L	L	H	H	H	L	X	D <sub>IN</sub> 27-35	Write Cycle 4th Byte
L→H	L	L	L	L	L	L	L	X	D <sub>IN</sub> 0-35	Write Cycle All Bytes
L→H	L	L	L	H	H	H	H	X	High-Z	Abort Write Cycle
L→H	L	H	X	X	X	X	X	X	High-Z	Deselect Cycle
X	H	X	X	X	X	X	X	High-Z	High-Z	Sleep Mode

## Output Enable Truth Table

Operation	$\overline{G}$	DQ
Read	L	D <sub>OUT</sub> 0-35
Read	H	High-Z
Sleep (ZZ = H)	X	High-Z
Write ( $\overline{SW}$ = L)	X	High-Z
Deselect ( $\overline{SS}$ = H)	X	High-Z

## Absolute Maximum Ratings

Item	Symbol	Rating	Units	Notes
Power Supply Voltage	V <sub>DD</sub>	-0.5 to 4.3	V	1
Output Power Supply Voltage	V <sub>DDQ</sub>	-0.5 to 2.825	V	1
Input Voltage	V <sub>IN</sub>	-0.5 to 4.3	V	1, 2
DQ Input Voltage	V <sub>DQIN</sub>	-0.5 to 2.825	V	1
Operating Temperature	T <sub>A</sub>	0 to 85	°C	1
Junction Temperature	T <sub>J</sub>	110	°C	1
Storage Temperature	T <sub>STG</sub>	-55 to +125	°C	1
Short Circuit Output Current	I <sub>OUT</sub>	25	mA	1

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Excludes DQ inputs.



Preliminary

### Recommended DC Operating Conditions ( $T_A = 0$ to $+85^\circ\text{C}$ )

Parameter	Symbol	Min.	Typ.	Max.	Units	Notes
Supply Voltage	$V_{DD}$	3.3 - 5%	3.3	3.3 + 10%	V	1
Output Driver Supply Voltage	$V_{DDQ}$	2.375	2.5	2.625	V	1
Input High Voltage	$V_{IH}$	1.65	—	$V_{DD}+0.3$	V	1, 2, 4
Input Low Voltage	$V_{IL}$	-0.3	—	0.8	V	1, 3, 4
PECL K-Clock Input High Voltage	$V_{IH} - PECL$	2.135	—	2.420	V	1, 2
PECL K-Clock Input Low Voltage	$V_{IL} - PECL$	1.490	—	1.825	V	1
Output Current	$I_{OUT}$	—	5	8	mA	

1. All voltages are referenced to  $V_{SS}$ . All  $V_{DD}$ ,  $V_{DDQ}$  and  $V_{SS}$  pins must be connected.
2.  $V_{IH}(\text{Max})\text{DC} = V_{DDQ} + 0.3$  V,  $V_{IH}(\text{Max})\text{AC} = V_{DDQ} + 1.5$  V (pulse width  $\leq 4.0$ ns).
3.  $V_{IL}(\text{Min})\text{DC} = -0.3$  V,  $V_{IL}(\text{Min})\text{AC} = -1.5$  V (pulse width  $\leq 4.0$ ns).
4. It does not include DQs.

### DC Electrical Characteristics ( $T_A = 0$ to $+85^\circ\text{C}$ , $V_{DD} = 3.3\text{V} -5\%, +10\%$ )

Parameter	Symbol	Min.	Max.	Units	Notes
Average Power Supply Operating Current- <b>x36</b> ( $I_{OUT} = 0$ , $V_{IN} = V_{IH}$ or $V_{IL}$ , $\overline{ZZ}$ & $\overline{SS} = V_{IL}$ )	$I_{DD4H}$ $I_{DD5}$ $I_{DD5H}$	—	380 340 300	mA	1, 3
Average Power Supply Operating Current - <b>x18</b> ( $I_{OUT} = 0$ , $V_{IN} = V_{IH}$ or $V_{IL}$ , $\overline{ZZ}$ & $\overline{SS} = V_{IL}$ )	$I_{DD4H}$ $I_{DD5}$ $I_{DD5H}$	—	350 310 270	mA	1, 3
Power Supply Standby Current ( $\overline{SS} = V_{IH}$ , $\overline{ZZ} = V_{IH}$ . All other inputs = $V_{IH}$ or $V_{IL}$ , $I_{IH} = 0$ )	$I_{SBSS}$	—	150	mA	1
Power Supply Sleep Current ( $\overline{ZZ} = V_{IH}$ , All other inputs = $V_{IH}$ or $V_{IL}$ , $I_{OUT} = 0$ )	$I_{SBZZ}$	—	100	mA	1, 5
Input Leakage Current, any input (except JTAG) ( $V_{IN} = V_{SS}$ or $V_{DDQ}$ )	$I_{LI}$	-2	+2	$\mu\text{A}$	
Output Leakage Current ( $V_{OUT} = V_{SS}$ or $V_{DDQ}$ , DQ in High-Z)	$I_{LO}$	-5	+5	$\mu\text{A}$	
Output "High" Level Voltage ( $I_{OH} = -8\text{mA}$ )	$V_{OH}$	1.6	$V_{DDQ}$	V	2, 4
Output "Low" Level Voltage ( $I_{OL} = +8\text{mA}$ )	$V_{OL}$	$V_{SS}$	$V_{SS} + .4$	V	2, 4
JTAG Leakage Current ( $V_{IN} = V_{SS}$ or $V_{DD}$ )	$I_{LIJTAG}$	-50	+10	$\mu\text{A}$	6

1.  $I_{OUT}$  = Device Output Current.
2. Minimum Impedance Output Driver.
3. The numeric suffix indicates part operating at speed as indicated in AC Characteristics on page 9: that is,  $I_{DD4H}$  indicates 4.5ns cycle time.
4. JEDEC Standard JESD8-6 Class 1 Compatible.
5. When  $\overline{ZZ} = \text{High}$ , spec is guaranteed at  $75^\circ\text{C}$  junction temperature.
6. For JTAG inputs only.

## PBGA Thermal Characteristics

Item	Symbol	Rating	Units
Thermal Resistance Junction to Case	R $\theta$ JC	tbd	°C/W

## Capacitance (T<sub>A</sub> = 0 to +85°C, V<sub>DD</sub> = 3.3V -5%, +10%, f = 1MHz)


Parameter	Symbol	Test Condition	Max	Units
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0V	4	pF
Data I/O Capacitance (DQ0-DQ35)	C <sub>OUT</sub>	V <sub>OUT</sub> = 0V	4	pF

## AC Test Conditions (T<sub>A</sub>=0 to +70°C, V<sub>DD</sub>=3.3V -5%, +10%, V<sub>DDQ</sub>=2.5V -5%, +5%)

Parameter	Symbol	Conditions	Units	Notes
Output Driver Supply Voltage	V <sub>DDQ</sub>	2.5		
Input High Level for 2.5V I/O	V <sub>IH(2.5V)</sub>	2.25	V	2
Input Low Level for 2.5V I/O	V <sub>IL(2.5V)</sub>	0.25	V	2
PECL K-Clock Input High Voltage	V <sub>IH-PECL</sub>	2.4	V	
PECLK-Clock Input Low Voltage	V <sub>IL-PECL</sub>	1.5	V	
Input Rise Time	T <sub>R</sub>	1.0	ns	
Input Fall Time	T <sub>F</sub>	1.0	ns	
PECL Clock Input Rise Time	T <sub>R-PECL</sub>	0.5	ns	
PECL Clock Input Fall Time	T <sub>F-PECL</sub>	0.5	ns	
Input and Output Timing Reference Level (except K, $\bar{K}$ )		1.25	V	
PECL Clock Reference Level		K and $\bar{K}$ Cross Point	V	
Output Load Conditions				1

1. See the AC Test Loading figure below.
2. Does not include DQs.

## AC Test Loading








Preliminary

**AC Characteristics** ( $T_A = 0$  to  $+85^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V} -5\%, +10\%$ ,  $V_{DDQ} = 2.5\text{V}$ ).

Parameter	Symbol	-4H		-5		-5H		Units	Notes
		Min.	Max.	Min.	Max.	Min.	Max.		
Cycle Time	$t_{KHKH}$	4.5	—	5.0	—	5.5	—	ns	
Clock High Pulse Width	$t_{KHKL}$	1.5	—	1.5	—	1.5	—	ns	
Clock Low Pulse Width	$t_{KLKH}$	1.5	—	1.5	—	1.5	—	ns	
Clock High to Output Valid	$t_{KHQV}$	—	4.5	—	5.0	—	5.5	ns	1
Clock Low to Output Valid	$t_{KLQV}$	—	2.0	—	2.25	—	2.5	ns	1
Address Setup Time	$t_{AVKH}$	0.5	—	0.5	—	0.5	—	ns	
Address Hold Time	$t_{KHAX}$	1.0	—	1.0	—	1.0	—	ns	
Sync Select Setup Time	$t_{SVKH}$	0.5	—	0.5	—	0.5	—	ns	
Sync Select Hold Time	$t_{KHSX}$	1.0	—	1.0	—	1.0	—	ns	
Write Enables Setup Time	$t_{WVKH}$	0.5	—	0.5	—	0.5	—	ns	
Write Enables Hold Time	$t_{KHWX}$	1.0	—	1.0	—	1.0	—	ns	
Data In Setup Time	$t_{DVKH}$	0.5	—	0.5	—	0.5	—	ns	
Data In Hold Time	$t_{KHDX}$	1.0	—	1.0	—	1.0	—	ns	
Clock Low to Data Out Hold Time	$t_{KLQX}$	0.5	—	0.5	—	0.5	—	ns	1
Clock Low to Output Active	$t_{KLQX4}$	0.5	—	0.5	—	0.5	—	ns	1, 2
Clock High to Output High-Z	$t_{KHQZ}$	—	2.5	—	2.5	—	2.5	ns	1, 2
Output Enable to High-Z	$t_{GHQZ}$	—	2.5	—	2.5	—	2.5	ns	1, 2
Output Enable to Low-Z	$t_{GLQX}$	0.5	—	0.5	—	0.5	—	ns	1
Output Enable to Output Valid	$t_{GLQV}$	—	1.8	—	1.8	—	1.8	ns	1
Output Enable Setup Time	$t_{GHKH}$	0.5	—	0.5	—	0.5	—	ns	1
Output Enable Hold Time	$t_{KHGX}$	1.5	—	1.5	—	1.5	—	ns	1
Sleep Mode Recovery Time	$t_{ZZR}$	200	—	200	—	200	—	ns	
Sleep Mode Enable Time	$t_{ZZE}$	—	9.0	—	10.0	—	11.0	ns	
Sync Select to ZZ Margin Time	$t_{SSZZ}$	2		2		2		ns	


1. See the AC Test Loading figure on page 8.
2. Verified by design and tested without guardbands.

### Read and Deselect Cycles Timing Diagram





### Asynchronous Sleep Mode Timing Diagram





Preliminary

## IEEE 1149.1 TAP and Boundary Scan

The SRAM provides a limited set of JTAG functions as defined in the IEEE Standard 1149.1 that are intended to test the interconnection between SRAM I/Os and printed circuit board traces or other components. There is no multiplexer in the path from I/O pins to the SRAM core.

In conformance with IEEE Standard 1149.1, the SRAM contains a test access port (TAP) controller, instruction register, boundary scan register, bypass register, and an ID register.

The TAP controller has a standard 16-state machine that resets internally upon power-up; therefore, a test reset (TRST) signal is not required.

### Signal List

- TCK: Test Clock
- TMS: Test Mode Select
- TDI: Test Data In
- TDO: Test Data Out

### JTAG DC Operating Characteristics (T<sub>A</sub> = 0 to +85°C) Operates with JEDEC Standard JESD8A (3.3V) logic signal levels

Parameter	Symbol	Min.	Typ.	Max.	Units	Notes
JTAG Input High Voltage	V <sub>IH1</sub>	2.2	—	V <sub>DD</sub> +0.3	V	1
JTAG Input Low Voltage	V <sub>IL1</sub>	-0.3	—	0.8	V	1
JTAG Output High Level	V <sub>OH1</sub>	2.4	—	—	V	1, 2
JTAG Output Low Level	V <sub>OL1</sub>	—	—	0.4	V	1, 3

1. All JTAG Inputs/Outputs are LVTTTL compatible only.
2. I<sub>OH1</sub> ≥ -18mA.
3. I<sub>OL1</sub> ≥ +18mA.


### JTAG AC Test Conditions (T<sub>A</sub> = 0 to +85°C, V<sub>DD</sub> = 3.3V -5%, +10%)

Parameter	Symbol	Conditions	Units
Input Pulse High Level	V <sub>IH1</sub>	3.0	V
Input Pulse Low Level	V <sub>IL1</sub>	0.0	V
Input Rise Time	T <sub>R1</sub>	2.0	ns
Input Fall Time	T <sub>F1</sub>	2.0	ns
Input and Output Timing Reference Level		1.5	V

**JTAG AC Characteristics** ( $T_A = 0$  to  $+85^\circ\text{C}$ ,  $V_{DD} = 3.3\text{V} -5\%, +10\%$ )

Parameter	Symbol	Min.	Max.	Units
TCK Cycle Time	$t_{\text{THTH}}$	20	—	ns
TCK High Pulse Width	$t_{\text{THTL}}$	7	—	ns
TCK Low Pulse Width	$t_{\text{TLTH}}$	7	—	ns
TMS Setup	$t_{\text{MVTH}}$	4	—	ns
TMS Hold	$t_{\text{THMX}}$	4	—	ns
TDI Setup	$t_{\text{DVTH}}$	4	—	ns
TDI Hold	$t_{\text{THDX}}$	4	—	ns
TCK Low to Valid Data	$t_{\text{TLOV}}$	—	7	ns

**JTAG Timing Diagram**





Preliminary

## Scan Register Definition

Register Name	Bit Size x18	Bit Size x36
Instruction	3	3
Bypass	1	1
ID	32	32
Boundary Scan *	51	70

- \* The Boundary Scan chain consists of the following bits:
- 36 or 18 bits for Data Inputs, depending on x18 or x36 configuration
  - 15 bits for SA0 - SA17 in x36, 16 bits for SA0 - SA18 in x18
  - 4 bits for SBW<sub>a</sub> - SBW<sub>d</sub> in x36, 2 bits for SBW<sub>a</sub> and SBW<sub>b</sub> in x18
  - 9 bits for K,  $\bar{K}$ , SS, G, SW, ZZ, M1 and M2
  - 7 bits for Place Holders

\* K and  $\bar{K}$  clocks connect to a differential receiver that generates a single-ended clock signal. This signal and its inverted value are used for Boundary Scan sampling.

## ID Register Definition

Part	Field Bit Number and Description				
	Revision Number (31:28)	Device Density and Configuration (27:18)	Vendor Definition (17:12)	Manufacturer JEDEC Code (11:1)	Start Bit(0)
64K x 18	tbd	001 000 0011	xxxxxx	000 101 001 00	1
32K x 36	tbd	000 110 0100	xxxxxx	000 101 001 00	1

## Instruction Set

Code	Instruction	Notes
000	SAMPLE-Z	1
001	IDCODE	
010	SAMPLE-Z	1
011	PRIVATE	5
100	SAMPLE	4
101	PRIVATE	5
110	PRIVATE	5
111	BYPASS	2, 3

1. Places DQs in High-Z in order to sample all input data regardless of other SRAM inputs.
2. TDI is sampled as an input to the first ID register to allow for the serial shift of the external TDI data.
3. BYPASS register is initiated to V<sub>SS</sub> when BYPASS instruction is invoked. The BYPASS register also holds the last serially loaded TDI when exiting the Shift DR state.
4. SAMPLE instruction does not place DQs in High-Z.
5. This instruction is reserved for the exclusive use of IBM. Invoking this instruction will cause improper SRAM functionality.

## List of IEEE 1149.1 Standard Violations

- 7.2.1.b, e
- 7.7.1.a-f
- 10.1.1.b, e
- 10.7.1.a-d
- 6.1.1.d

**Boundary Scan Order (32K x 36)** (PH = Place Holder)

Exit Order	Signal	Bump #	Exit Order	Signal	Bump #	Exit Order	Signal	Bump #
1	M2	5R	25	DQ12	6F	49	DQ26	2H
2	SA	4P	26	DQ13	7E	50	DQ25	1H
3	SA	4T	27	DQ11	6E	51	$\overline{SBWc}$	3G
4	SA	6R	28	DQ10	7D	52	PH <sup>2</sup>	4D
5	SA	5T	29	DQ9	6D	53	$\overline{SS}$	4E
6	ZZ	7T	30	SA	6A	54	PH <sup>1</sup>	4G
7	DQ0	6P	31	SA	6C	55	PH <sup>2</sup>	4H
8	DQ1	7P	32	SA	5C	56	$\overline{SW}$	4M
9	DQ2	6N	33	SA	5A	57	$\overline{SBWd}$	3L
10	DQ4	7N	34	PH <sup>1</sup>	6B	58	DQ34	1K
11	DQ3	6M	35	PH <sup>1</sup>	5B	59	DQ35	2K
12	DQ5	6L	36	PH <sup>1</sup>	3B	60	DQ33	1L
13	DQ6	7L	37	PH <sup>1</sup>	2B	61	DQ32	2L
14	DQ8	6K	38	SA	3A	62	DQ30	2M
15	DQ7	7K	39	SA	3C	63	DQ29	1N
16	$\overline{SBWa}$	5L	40	SA	2C	64	DQ31	2N
17	$\overline{K}$	4L	41	SA	2A	65	DQ28	1P
18	K	4K	42	DQ18	2D	66	DQ27	2P
19	$\overline{G}$	4F	43	DQ19	1D	67	SA	3T
20	$\overline{SBWb}$	5G	44	DQ20	2E	68	SA	2R
21	DQ16	7H	45	DQ22	1E	69	SA	4N
22	DQ17	6H	46	DQ21	2F	70	M1	3R
23	DQ15	7G	47	DQ23	2G			
24	DQ14	6G	48	DQ24	1G			

1. Input of PH register connected to V<sub>SS</sub>.
2. Input of PH register connected to V<sub>DD</sub>.





Preliminary


IBM0418A1ANLAA  
IBM0436A1ANLAA  
32Kx36 & 64Kx18 SRAM

**Boundary Scan Order (64K x 18)** (PH = Place Holder)


Exit Order	Signal	Bump #	Exit Order	Signal	Bump #
1	M2	5R	27	PH <sup>1</sup>	2B
2	SA	6T	28	SA	3A
3	SA	4P	29	SA	3C
4	SA	6R	30	SA	2C
5	SA	5T	31	SA	2A
6	ZZ	7T	32	DQ14	1D
7	DQ5	7P	33	DQ15	2E
8	DQ6	6N	34	DQ16	2G
9	DQ7	6L	35	DQ17	1H
10	DQ8	7K	36	$\overline{\text{SBWb}}$	3G
11	$\overline{\text{SBWa}}$	5L	37	PH <sup>2</sup>	4D
12	$\overline{\text{K}}$	4L	38	$\overline{\text{SS}}$	4E
13	K	4K	39	PH <sup>1</sup>	4G
14	$\overline{\text{G}}$	4F	40	PH <sup>2</sup>	4H
15	DQ4	6H	41	$\overline{\text{SW}}$	4M
16	DQ3	7G	42	DQ13	2K
17	DQ2	6F	43	DQ12	1L
18	DQ1	7E	44	DQ10	2M
19	DQ0	6D	45	DQ11	1N
20	SA	6A	46	DQ9	2P
21	SA	6C	47	SA	3T
22	SA	5C	48	SA	2R
23	SA	5A	49	SA	4N
24	PH <sup>1</sup>	6B	50	SA	2T
25	PH <sup>1</sup>	5B	51	M1	3R
26	PH <sup>1</sup>	3B			

1. Input of PH register connected to V<sub>SS</sub>.
2. Input of PH register connected to V<sub>DD</sub>.

### TAP Controller State Machine



### 7 x17 BGA Dimensions



---

## References

The following documents give recommendations, restrictions, and limitations for 2nd level attach process:

[Double Sided 4Mb SRAM Coupled Cap PBGA Card Assembly Guide](#)

Qualification information, including the scope of application conditions qualified, is available from your IBM sales representative.

---

**Note:** This document contains information on products in the sampling and/or initial production phases of development. This information is subject to change without notice. Verify with your IBM field applications engineer that you have the latest version of this document before finalizing a design.



Preliminary

IBM0418A1ANLAA  
IBM0436A1ANLAA  
**32Kx36 & 64Kx18 SRAM**

## Revision Log

Revision	Contents of Modification
08/06/2001	Initial Release (00).



© Copyright International Business Machines Corporation 2001

All Rights Reserved

Printed in the United States of America August 2001

The following are trademarks of International Business Machines Corporation in the United States, or other countries, or both.

IBM            IBM Logo

IEEE is a registered trademark of the Institute of Electrical and Electronics Engineers.

Other company, product and service names may be trademarks or service marks of others.

All information contained in this document is subject to change without notice. The products described in this document are NOT intended for use in implantation or other life support applications where malfunction may result in injury or death to persons. The information contained in this document does not affect or change IBM product specifications or warranties. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. All information contained in this document was obtained in specific environments, and is presented as an illustration. The results obtained in other operating environments may vary.

While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness, and no representations or warranties of accuracy or completeness are made.

THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED ON AN "AS IS" BASIS. In no event will IBM be liable for damages arising directly or indirectly from any use of the information contained in this document.

IBM Microelectronics Division  
1580 Route 52, Bldg. 504  
Hopewell Junction, NY 12533-6351

The IBM home page can be found at  
<http://www.ibm.com>

The IBM Microelectronics Division home page  
can be found at <http://www.chips.ibm.com>

nrlL3325.00  
08/06/2001