

[Sample &](http://www.ti.com/product/PGA450-Q1?dcmp=dsproject&hqs=sandbuy&#samplebuy) Buy



## **[PGA450-Q1](http://www.ti.com/product/pga450-q1?qgpn=pga450-q1)**

[Reference](http://www.ti.com/tool/TIDA-00151) Design

SLDS185D –MARCH 2012–REVISED JUNE 2016

# **PGA450-Q1 Ultrasonic-Sensor Signal Conditioner**

**Technical [Documents](http://www.ti.com/product/PGA450-Q1?dcmp=dsproject&hqs=td&#doctype2)** 

## <span id="page-0-1"></span>**1 Features**

- <sup>1</sup> Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
	- Device Temperature Grade 1: –40°C to +125°C Ambient Operating Temperature **Range**

Measurements up to 7 Meters through Air

- <span id="page-0-3"></span>• Dual NMOS Low-Side Drivers
- Configurable Burst Generator
- Low-Noise Amplifier
- 12-Bit SAR ADC
- Configurable Digital Bandpass Filter
- Digital Signal Envelope Detect
- On-Chip 8-Bit Microprocessor
- LIN 2.1 Physical Interface and Protocol
- Watchdog Timer
- Four-Wire SPI for Testability and Programming
- 8K Bytes of OTP
- 768 Bytes of FIFO RAM
- 256 Bytes of Scratchpad RAM
- <span id="page-0-4"></span>8K Bytes of Development RAM
- 32 Bytes of EEPROM for Application

## <span id="page-0-2"></span>**2 Applications**

- Automotive Ultrasonic Park Assist
- <span id="page-0-0"></span>• Intrusion Detection
- Proximity Sensing and Object Detection
- Displacement Sensing
- Large Tank Level Sensing
- Landing Assistance for Drones
- <span id="page-0-5"></span>• Collision-Avoidance for Drones, Robots and Unmanned Systems

# **3 Description**

Tools & **[Software](http://www.ti.com/product/PGA450-Q1?dcmp=dsproject&hqs=sw&#desKit)** 

The PGA450-Q1 device is a fully integrated systemon-a-chip analog front-end for ultrasonic sensing in automotive park-assist, object-detection through air, level sensing in large tanks, and distance measurements for anti-collision and landing assist of unmanned systems (such as drones, cameras, and robots). This highly integrated device enables a small form-factor and cost-optimized solution compared to discrete ultrasonic-sensor solutions. The PGA450-Q1 device can measure distances ranging from less than 1 meter up to 7 meters, at a resolution of 1 cm depending on the transducer-transformer sensor pair used in the system.

Support & **[Community](http://www.ti.com/product/PGA450-Q1?dcmp=dsproject&hqs=support&#community)** 

22

The PGA450-Q1 device has an integrated 8051 8-bit microcontroller and OTP memory for program storage to process the echo signal and calculate the distance between the transducer and targeted object. Full programmability is available for optimization of specific end applications, and to accommodate a wide-range of closed-top or open-top transducers. Configurable variables include the number of transmit pulses, driving frequency, LNA gain, and comparison signal thresholds. External communication with the PGA450-Q1 device is capable through the LIN 2.1 protocol, SPI, or UART interfaces.

### **Device Information[\(1\)](#page-0-0)**



(1) For all available packages, see the orderable addendum at the end of the data sheet.

### **Typical Application Diagram**



**ISTRUMENTS** 

**EXAS** 

# **Table of Contents**





# <span id="page-1-0"></span>**4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.



### **Changes from Revision B (June 2015) to Revision C Page Page Property Report Control of Page**



#### **Changes from Revision A (April 2012) to Revision B Page**

• Changed *Automotive Park Distance* to *Automotive Park Assist* in the *Applications* and *Description* sections ..................... [1](#page-0-5)

• Added *ESD Ratings* table, *Feature Description* section, *Device Functional Modes*, *Application and Implementation* section, *Power Supply Recommendations* section, *Layout* section, *Device and Documentation Support* section, and *Mechanical, Packaging, and Orderable Information* section. ... [1](#page-26-0)

Texas<br>Instruments



Texas INSTRUMENTS

# <span id="page-3-0"></span>**5 Pin Configuration and Functions**



## **Pin Functions**





## <span id="page-4-0"></span>**6 Specifications**

## <span id="page-4-1"></span>**6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted) $<sup>(1)</sup>$ </sup>



(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* are not implied. Exposure to Absolute-Maximum-Rated conditions for extended periods may affect device reliability.

## <span id="page-4-2"></span>**6.2 ESD Ratings: AEC Q100**



(1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## <span id="page-4-3"></span>**6.3 ESD Ratings: IEC61000-4–2**

<span id="page-4-5"></span>

(1) Per IEC61000-4–2:1995 specification, contact with no external capacitor.

## <span id="page-4-4"></span>**6.4 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)



(1) The average current is defined as: *Ipwr(Average) = 0.3Iactive + 0.7Iquiet* **Active Mode**: The entire device is active. **Quiet Mode**: LNA, A/D, digital datapath, and OUTA/B are OFF. Microprocessor and LIN are still active. Add 100 mA to these currents if capacitor on VREG is charging

(2) The capacitor value must allow a discharge rate on VPWR to be at most 1 V/ms.

#### **[PGA450-Q1](http://www.ti.com/product/pga450-q1?qgpn=pga450-q1)**

SLDS185D –MARCH 2012–REVISED JUNE 2016 **[www.ti.com](http://www.ti.com)**

## <span id="page-5-0"></span>**6.5 Thermal Information**



(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953.](http://www.ti.com/lit/pdf/SPRA953)

## <span id="page-5-1"></span>**6.6 Electrical Characteristics**





# **Electrical Characteristics (continued)**



**ISTRUMENTS** 

**EXAS** 

# <span id="page-7-0"></span>**6.7 Electrical Characteristics — LIN 2.1 Slave and Buffered SCI(1)(2)**



(1) LIN Mode:

LIN 2.1 physical layer and LIN protocol (Section 2.1 of LIN 2.1) specification

Exceptions: No wake-up (Section 2.6.2 of LIN 2.1)

No transport layer in digital logic (Section 3 of LIN 2.1)

No node configuration and identification services in digital (Section 4 of LIN 2.1)

No diagnostic layer in digital logic (Section 5 of LIN 2.1)

The device is not certified for LIN compliance. Communication baud rate is fixed at 19.2 kBPS.

(2) SCI Mode: None

## <span id="page-7-1"></span>**6.8 Electrical Characteristics — SPI Interface**



## <span id="page-7-2"></span>**6.9 Timing Requirements**

<span id="page-7-3"></span>

# <span id="page-8-0"></span>**6.10 Timing Requirements — LIN 2.1 Slave and Buffered SCI(1)(2)**

[Figure 1](#page-10-0) shows the LIN timing details.



(1) **LIN Mode:**

LIN 2.1 physical layer and LIN protocol (Section 2.1 of LIN 2.1) specification

Exceptions: No wake-up (Section 2.6.2 of LIN 2.1) No transport layer in digital logic (Section 3 of LIN 2.1)

No node configuration and identification services in digital (Section 4 of LIN 2.1)

No diagnostic layer in digital logic (Section 5 of LIN 2.1)

The device is not certified for LIN compliance. Communication baud rate is fixed at 19.2 kBPS.

(2) **SCI Mode:**

SLDS185D –MARCH 2012–REVISED JUNE 2016 **[www.ti.com](http://www.ti.com)**



# <span id="page-9-0"></span>**6.11 Timing Requirements — SPI Interface**

[Figure 2](#page-11-0) shows the SPI clocking details.



# <span id="page-9-1"></span>**6.12 Switching Characteristics**

over operating free-air temperature range (unless otherwise noted)



## <span id="page-9-2"></span>**6.13 Digital Datapath Filter Switching Characteristics**





## **Digital Datapath Filter Switching Characteristics (continued)**



<span id="page-10-0"></span>**Figure 1. LIN Timing Diagram**







<span id="page-11-0"></span>



## <span id="page-12-0"></span>**6.14 Typical Characteristics**

 $V$ PWR = 12 V, T<sub>A</sub> = 25°C



BPF center frequency = 58 kHz BPF bandwidth =  $7$  kHz

**Figure 5. Datapath Output, Downsample Rate = 40**

BPF center frequency =  $58$  kHz BPF bandwidth = 7 kHz

**Figure 6. Datapath Output, Downsample Rate = 25**



## <span id="page-13-0"></span>**7 Detailed Description**

## <span id="page-13-1"></span>**7.1 Overview**

The PGA450-Q1 integrates power management, low-side drivers, analog front-end, digital datapath, and interface functions to form a full ultrasonic-sensor signal conditioning solution. The low-side drivers are programmed to drive a specific frequency that matches the external ultrasonic transducer. After transmitting, the same transducer receives the reflected echo signal. The analog front-end filters and amplifies this signal before storing the data in memory. The integrated 8051 microcontroller then processes this data to extract the useful information which typically includes how far away an object is from the transducer. At this point in the process, the information is transmitted through LIN, SCI, or UART.

## <span id="page-13-2"></span>**7.2 Functional Block Diagram**





### <span id="page-14-0"></span>**7.3 Feature Description**

## **7.3.1 Power Supply Block**

The PGA450-Q1 uses three internal regulators (AVDD, DVDD, and VREF) as supplies for all of the internal circuits. The power-supply block also generates a precision voltage reference, current bias, and internal clock. The internal power-on-reset (POR) signal is released when the internal power supplies, voltage reference, current bias, and internal clock come into regulation.

[Figure 7](#page-14-1) shows the relationships of the power supplies and the POR signal in the PGA450-Q1 device.



**Figure 7. Power-Supply Block**

<span id="page-14-1"></span>The PGA450-Q1 begins to power up when a voltage is applied to the VPWR pin. [Figure 8](#page-15-1) shows a typical power-up diagram. The power-up time is typically about 3 ms.



## **Feature Description (continued)**



- (1) The VPWR ramp reaches POR level.
- (2) The internal reset to the digital core is released and EXTERNAL RAM MBIST is initiated. SPI communication is available.
- (3) 8051W reset is deasserted. Software starts execution.
- (4) EXTERNAL RAM MBIST is complete. External Scratchpad RAM and FIFO RAM available for use.

### **Figure 8. Power-Up Waveforms**

<span id="page-15-1"></span>The PGA450-Q1 provides two power-control bits for enabling different analog blocks to manage the total current consumption of the device. On power up, the device is in the *QUIET* mode with only the 8051W and LIN transceiver turned on. All other analog blocks are disabled. Setting the ACTIVE\_EN bit enables the low-side drivers required for bursting as well as the echo-processing circuitry that includes the LNA and the ADC. In addition, a separate control bit, VREG\_EN, is provided to enable the VREG circuitry, which is used to charge the external capacitor used during bursting.

<span id="page-15-0"></span>The AVDD pin can be used to source current for up to 5 mA for resistive loads, including the loads on the GPIO and Tx pins.



#### **Table 1. Power Modes**

(1) ACTIVE EN bit must be set before enabling the burst / saturation or echo-enable bits.

### **7.3.2 VREG**

The PGA450-Q1 provides a regulated voltage output which, along with an external capacitor, can be used to drive the primary of the transformer used to excite the transducer. The VREG regulator provides a 100-mA current, sourced from VPWR, to charge the external capacitor. The user can select the desired VREG voltage by setting the VREG SEL register to the appropriate value.

For VREG to be regulated to the selected voltage, VPWR must be at least 2 V above the selected VREG voltage.

The energy required for the burst comes from the external capacitor. The device has a VREG\_READY status bit in the STATUS2 register to indicate when the capacitor is fully charged and has reached the regulation voltage.





**Figure 9. VREG Regulator**

This block is disabled by default. Setting the VREG\_EN bit in the PWR\_MODE register to high, enables this regulator.

### **7.3.3 Clock**

The clock block generates the system clock that is used in the generation of burst, communication, echo time measurement, and the microprocessor clock. [Figure 10](#page-16-0) shows the clock block in the PGA450-Q1.



**Figure 10. Clock Block in PGA450-Q1**

<span id="page-16-0"></span>The CLK signal provided to various blocks inside the device is derived from one of the following sources:

- 1. Internal oscillator without synchronization with communication: in this mode, the internal oscillator output is the source for the system clock.
- 2. Internal oscillator with synchronization with communication: in this mode, the internal oscillator output is *corrected* for inaccuracy using time measurements of the communication bus. This mode requires the implementation of *CLOCK SYNCHRONIZER* logic in the digital control block. The clock synchronizer uses the *SYNC FIELD* to measure the timer value and adjust the internal oscillator output.
- 3. External crystal: in this mode, a 16-MHz external crystal is the source of the system clock.

The clock source is controlled by the CLK\_SEL register. [Table 2](#page-17-1) lists the settings of the CLK\_SEL bits and the corresponding clock mode.



#### **Table 2. Clock Selection**

#### <span id="page-17-1"></span>*7.3.3.1 Clock Synchronizer Using the SYNC Field in the LIN Bus*

The clock synchronizer block adjusts the internal oscillator based on a SYNC field in the LIN frame received in the communication line. The internal clock is trimmed to 16 MHz with ±4% tolerance in the TI factory.

The clock synchronizer improves the instantaneous accuracy of the internal oscillator frequency to 16 MHz ±0.5% using the LIN SYNC field, assuming an ideal LIN baud rate of 19.2 kBPS. The synchronization algorithm uses the time between two falling edges of the LIN SYNC field to adjust the internal oscillator.

The SYNC\_COUNT is available for the 8051W to determine the effectiveness of the synchronization process based on the LIN SYNC field. That is, if the synchronization was effective, then the SYNC COUNT value should be close to 1667 ±8 counts.

This OSC SYNC value can also be updated by the 8051W microprocessor by setting the OVR bit in OSC\_SYNC\_CTRL ESFR.

<span id="page-17-0"></span>



<span id="page-17-2"></span>[Table 3](#page-17-2) lists the value of OS<5:0> and the resulting change in frequency.







### **NOTE**

The clock synchronization feature is not available if the device is configured in SCI buffered mode. See the *[LIN 2.1 Slave and Buffered SCI](#page-44-1)* section for details.

## **7.3.4 Low-Side Drive FETs**

The PGA450-Q1 provides two low-side drivers for driving the primary of a transformer or an equivalent load. The *[Burst Generator](#page-18-1)* section describes the control and drive modes for the low-side drive.

The low-driver block also has diagnostics. See the *[Diagnostics](#page-57-0)* section for a description of the diagnostics.

[Figure 12](#page-18-2) shows the schematic of the low-side drive



**Figure 12. Low-Side Drive Block Diagram**

### <span id="page-18-2"></span><span id="page-18-1"></span>**7.3.5 Burst Generator**

The burst generator block generates the high-frequency pulses used to drive the gates of the low-side FETs. The low-side FETs ultimately drive the transducer by modulating the primary of the transformer.

The PGA450-Q1 provides mode bits in the BURST MODE register (see the *[Burst Mode Register \(offset = 0xB3\)](#page-93-0) [\[reset = 0\]](#page-93-0)* section) to configure each low-side drive MOSFET in three possible drive modes.

The three possible drive modes are:

- **Single-ended:** In this mode, one low-side switch is used to turn current on and off in the primary of the transformer. The rate of change of current in the primary generates a voltage in the secondary of the transformer, which is connected to the transducer.
- **Push-pull:** In this mode, two low-side switches are used to turn current on and off in two primary coils in the transformer. The primary coils have the same number of turns. The rate of change of current in the primary generates a voltage in the secondary of the transformer, which is connected to the transducer. The direction of current in the primary coils generates voltages of opposite polarity in the secondary, effectively doubling the peak-to-peak voltage in the secondary.

<span id="page-18-0"></span>**8051W port drive:**In this mode, the low-side switches are controlled through the an 8051W port pin.

[Figure 13](#page-19-3) shows the block diagram of the burst generator. The figure shows that the burst generator has a number of registers which the user software must configure.

**[PGA450-Q1](http://www.ti.com/product/pga450-q1?qgpn=pga450-q1)** SLDS185D –MARCH 2012–REVISED JUNE 2016 **[www.ti.com](http://www.ti.com)**



**ISTRUMENTS** 

**EXAS** 



## **Figure 13. Burst Generator**

<span id="page-19-3"></span><span id="page-19-0"></span>The PGA450-Q1 provides 3 mode bits in the BURST MODE register to select from the five burst configurations available. [Table 4](#page-19-4) lists the modes of operation of the two low-side gate drives of the burst generator. For an understanding of the configurations, see [Figure 14](#page-20-1) and for an understanding of the waveforms, see [Figure 15.](#page-21-0)

<span id="page-19-4"></span><span id="page-19-2"></span><span id="page-19-1"></span>

### **Table 4. Low-Side MOSFET Gate Drive Modes**



### **Table 4. Low-Side MOSFET Gate Drive Modes (continued)**



<span id="page-20-0"></span>[Figure 14](#page-20-1) shows the relationship of BURST\_OUTx.



<span id="page-20-1"></span>

**NSTRUMENTS** 

**FXAS** 

The relationship between the ONTIME, OFFTIME, and DEADTIME values in the push-pull configurations are shown in [Figure 15](#page-21-0).



#### **Figure 15. Timing Diagram Showing the Relationship Between ONTIME, OFFTIME, and DEADTIME Registers in the Push-Pull Configuration**

<span id="page-21-1"></span><span id="page-21-0"></span>[Table 5](#page-21-1) lists the 8051W port pins used to drive the OUTA and OUTB pins are listed in the 8051W drive mode.



#### **Table 5. OUTA/OUTB Pin Map**

#### **7.3.6 Low-Noise Amplifier**

This block is the analog front-end that interfaces with the transducer directly. The echo signal is coupled through an external capacitor so that only the AC component of the transducer voltage is passed to the low-noise amplifier (LNA). The LNA outputs an amplified version of the transducer voltage with a DC offset that is equal to the mid-scale of the analog-to-digital converter (ADC).

The LNA gain is configurable by setting the LNA\_GAIN1 and LNA\_GAIN0 bits in the CONTROL\_1 register to the appropriate values.



**Figure 16. Low-Noise Amplifier**

### **7.3.7 Analog-to-Digital Converter**

The 12-bit successive approximation register (SAR) analog-to-digital converter converts the analog voltage from the echo-processing circuit into a digital word. The converted digital word is processed by the bandpass filter. The ADC is dedicated to the echo-processing signal path and is only enabled in active mode.

### **7.3.8 Digital Data Path**

The digital datapath processes the AD sample to extract the peak profile of the echo. The output of the digital datapath is stored in the FIFO RAM.



## [Figure 17](#page-22-1) shows the digital datapath.



**Figure 17. Digital Data Path**

<span id="page-22-1"></span>The digital datapath has the following components:

- Bandpass filter
- **Rectifier**
- Peak extractor
- Downsampler
- <span id="page-22-0"></span>Low-pass filter

Each of the digital datapath components is described in the following subsections.

### *7.3.8.1 Bandpass Filter (BPF)*

The echo signal is an amplitude-modulated signal with the underlying carrier frequency equal to the drive frequency of the ultrasonic transducer. The bandpass filter block allows frequencies near the drive frequency to pass to downstream signal blocks.

The bandpass filter is a second-order Butterworth IIR filter. The user can configure the center frequency and the bandwidth of the filter by writing specific values to coefficient registers BPF\_B1, BPF\_A2, and BPF\_A3.

[Table 7](#page-23-0) lists the values (in hex) that must be written to the coefficient registers to realize a bandpass filter of specific center frequency and bandwidth (or Q).

**NOTE**

The stability of the filter is not assured if values other than those listed in [Table 7](#page-23-0) are written to the registers.







<span id="page-23-0"></span>

**Table 7. Bandpass Filter Coefficient Values**





# **Table 7. Bandpass Filter Coefficient Values (continued)**









#### *7.3.8.2 Rectifier*

The output of the bandpass filter is a signed number. The rectifier rectifies the output of the bandpass filter to create a positive number.

## *7.3.8.3 Peak Extractor*

<span id="page-26-1"></span>The peak extractor in the PGA450-Q1 is a simple moving-peak algorithm. Specifically, the output of the peak extractor is updated if the input to the peak extractor is greater than the previous output of the peak extractor. This algorithm is summarized in [Equation 1](#page-26-1).

 $y[k] = {y[k - 1], if y[k - 1] > Px[k], otherwise x[k]}$ 

where

- *y* is the output of the peak extractor
- $x$  is the input to the peak extractor
- *k* is the discrete-time step (1)

[Figure 18](#page-26-2) shows the peak extractor algorithm.



**Figure 18. Peak Extractor**

## <span id="page-26-2"></span>*7.3.8.4 Downsample*

The downsample block performs two functions:

• Generates the reset signal for the peak extractor shown in [Figure 18](#page-26-2).

• Generates the output.

The downsample rate can be configured by the user by writing to the downsample register. If the output of the peak extractor must be low-pass filtered before storing it in the FIFO, then the allowable values for the downsample register for the low-pass filter correctly are from 25 to 50; that is:

 $25 ≤$  DOWNSAMPLE  $\leq 50$  (2)

However, if the user does not need to low-pass filter the output before storing to the FIFO, then the user can configure the DOWNSAMPLE register value to any value between 1 and 63.

The downsample block has a counter which starts at 0 and counts up to the values programmed in the DOWNSAMPLE register. When the count reaches the value in the DOWNSAMPLE register, the counter inside the downsample block is reset to 0. Furthermore, the downsample block generates a reset to the peak extractor. This reset signal sets the output of the peak extractor to 0.

The data output rate of the downsample block is:

OUTPUT RATE OF DOWNSAMPLE RATE = *DOWNSAMPLE × 1 µs.* (3)

## <span id="page-26-0"></span>*7.3.8.5 Low-Pass Filter*

The output of the downsample block can be filtered by a low-pass filter. The low-pass filter in the PGA450-Q1 device is a first-order Butterworth IIR filter with a configurable cutoff frequency.

The user can configure the cutoff frequency of the filter by writing specific values to coefficient registers LPF\_B1 and LPF\_A2. Note that for the same desired cutoff frequency, the coefficient values depend on the configured DOWNSAMPLE register.

Copyright © 2012–2016, Texas Instruments Incorporated *[Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLDS185D&partnum=PGA450-Q1)*

**[PGA450-Q1](http://www.ti.com/product/pga450-q1?qgpn=pga450-q1)** SLDS185D –MARCH 2012–REVISED JUNE 2016 **[www.ti.com](http://www.ti.com)**

**ISTRUMENTS** 

**EXAS** 

<span id="page-27-0"></span>[Table 8](#page-27-0) lists the values (in hex) that must be written to the coefficient registers to realize a low-pass filter of a specific cutoff frequency. The stability of the filter is not assured if values other than those listed in the table are written to the registers.



## **Table 8. Low-Pass Filter Coefficient Values**

























### *7.3.8.6 Datapath Output Format Control*

The output of the datapath is stored in the ECHO DATA register. The output of the datapath register is updated at the rate determined by the value in the DOWNSAMPLE register.

32 35DD 1446

<span id="page-34-0"></span>The output of the digital datapath is also stored in the FIFO RAM. The user can configure the data stored in the FIFO RAM by writing values to the mode bits in the FIFO control (FIFO CTRL) register.

[Table 9](#page-34-1) lists the output format of the digital datapath that is stored in the FIFO.

<span id="page-34-1"></span>





### *7.3.8.7 Datapath Activation and Blanking Timer*

The digital datapath calculations can be enabled or disabled using the ECHO\_EN bit in the enable control (EN\_CTRL) register. When the ECHO\_EN bit is set to 0, the digital datapath is disabled; that is, the datapath does not perform the calculations and does not update the FIFO RAM. Furthermore, the history of the band-pass and low-pass filters is reset to 0.

<span id="page-35-0"></span>When the user sets ECHO. EN to 1, the digital datapath begins the computation. However, the output of the datapath does not immediately start filling the FIFO RAM. Rather, the output of the digital datapath is updated into the FIFO RAM when the user-configured BLANKING\_TIMER value has expired.

The user-configurable BLANKING TIMER register is an 8-bit-register with 16-us resolution per bit. In other words, the user can set the blanking timer value from 0  $\mu$ s to 4.08 ms in steps of 16  $\mu$ s.

[Figure 19](#page-35-1) shows the state of the digital datapath based on the enable or disable state of ECHO\_EN and the BLANKING TIMER register value.



**Figure 19. States of Digital Datapath**

### <span id="page-35-1"></span>*7.3.8.8 Digital Datapath Output Mode*

The digital datapath output is available in the analog-voltage mode on the DACO pin with the following constraints:

- The DAC is an 8-bit DAC. The DAC output works only in the 8-bit MSB, 8-bit LSB, or 8-bit middle-significantbits modes of the digital datapath output.
- The DAC output voltage range is 0.133 V to 1.125 V with 8-bit resolution. The digital datapath output is directly scaled to the analog output voltage in this range.
- The DAC output voltage resolution is 1 / 255 V.
- An external amplifier or buffer may be needed before the output of the DAC can be used to drive a load or viewed on a scope.
- The ANALOG MUX ESFR is used to control the availability of the DAC output on DACO pin. The reset state of the DACO is NONE which means that no internal signal is available until after POR.
- When the digital datapath output on DACO is enabled, the temperature sensor register (TEMP\_SENS) is not


## updated.

To enable the temperature sensor or the digital datapath output, the TS\_DAC\_EN bit in TEMP\_DAC\_CTRL ESFR must be set to 1. The TS\_DAC\_mode bit determines whether the DAC is used for the temperature sensor or the digital datapath output.



(1) IF the FIFO\_CTRL bit is in 8-bit mode, output datapath, otherwise output 8-bit MSB.

## **Figure 20. Availability of Digital Datapath Output as an Analog Output on DACO**

## **7.3.9 Transducer Saturation Time**

The transducer saturation block is used to measure the *saturation time* of the transducer. The measurement is based on the voltage at the LIM pin of the PGA450-Q1.

The transducer saturation time is defined as the time from when the SAT\_EN bit in the enable control (EN\_CTRL) register is set to 1 to the time when the voltage at LIM falls below the programmable threshold and stays below that threshold for the programmable deglitch time.

[Figure 21](#page-37-0) shows the block diagram of the transducer saturation-time measurement block. The saturation-time measurement is accomplished with the following registers.

- EN\_CTRL register set the SAT\_EN bit.
- CONTROL\_1 register set the saturation threshold with the SAT\_SEL1 and SAT\_SEL0 bits
- SAT\_DEGLITCH register (the saturation deglitch time register)  $-$  8 bits at 2 µs resolution
- SAT TIME register (the saturation time capture register)  $-$  8 bits at 16  $\mu$ s
- STATUS2 register set the SAT\_DONE bit

**EXAS ISTRUMENTS** 



# **Figure 21. Transducer Saturation-Time Measurement Block**

<span id="page-37-0"></span>[Figure 22](#page-38-0) shows the timing diagram of the saturation-time measurement. The figure shows that an internal saturation timer starts when the SAT\_EN bit in the EN\_CTRL register is set to 1. The saturation-time measurement block then monitors **only** the positive voltage on the LIM pin. When this voltage goes below the programmed saturation threshold, the saturation-time deglitch timer is started.

## **NOTES**:

- When the deglitch timer reaches the programmed deglitch time in the SAT\_DEGLITCH register, the value in the internal saturation timer is captured into the SAT TIME register and the SAT DONE bit is set to 1.
- If the voltage at the LIM pin does not go below the programmed threshold after the SAT\_EN bit is set to 1, then the SAT\_DONE bit remains at 0. In this case, the maximum value of the SAT\_TIME register is 0xFF.
- Setting the SAT\_EN bit to 0 resets the SAT\_TIME register to 0 and sets the SAT\_DONE bit to 0.







# <span id="page-38-0"></span>**7.3.10 Temperature Sensor**

The PGA450-Q1 has an on-chip temperature sensor that provides a signed 8-bit 2s-complement output (MSB is the sign bit) with code 0 corresponding to 30°C. The temperature sensor has a typical gain of 1.75°C / code. The temperature sensor is disabled by default. The TS\_DAC\_EN bit in the TEMP\_DAC\_CTRL register must be set to enable the temperature sensor. The conversion time is typically 1.4 ms.

<span id="page-38-1"></span>[Equation 4](#page-38-1) is the nominal equation for the temperature in °C.

 $Temperature = 1.75 \times ADC \, CODE + 30$  (4)

### **[PGA450-Q1](http://www.ti.com/product/pga450-q1?qgpn=pga450-q1)** SLDS185D –MARCH 2012–REVISED JUNE 2016 **[www.ti.com](http://www.ti.com)**



## **7.3.11 Free-Running Timer**

The PGA450-Q1 includes a 16-bit free-running timer that operates at a resolution of 1 µs. This timer can be used to synchronize echo transit times between two different PGA450-Q1 devices by the master ECU in triangulation applications.

This timer starts from a reset value of 0 at POR and counts up. When the timer values reaches 0xFFFF, the timer rolls over to 0x0000.

The value of the free-running timer is not visible to the 8051W. However, the instantaneous value of the freerunning timer can be captured into the free-running timer (FRT) capture ESFR by setting the CAP\_FR\_TIMER bit in the ENABLE CONTROL register to 1.

The FRT ESFR is a shadow of the free-running timer. The shadow register is not updated continuously. To copy the current value of the free-running timer into the ESFR, do the following:

- Write a 1 to the CAP\_FR\_TIMER bit in the EN\_CTRL register.
- Read the FRT register.

See the *[Register Maps](#page-69-0)* section for descriptions of the registers.

# **NOTE**

The reason for implementing the FRT register as a shadow register is to allow the reading of the MSB and LSB coherently. The transfer from the free-running timer value to the FRT register is a 16-bit transfer and it is coherent. Because the 8051 can read only 1 byte at a time, coherency is maintained between two MSB and LSB reads of the FRT register because the FRT register value does not change between the reads of the MSB and LSB.

# **7.3.12 GPIOs**

The GPIOx pins on the PGA450-Q1 can be used as either general-purpose inputs and outputs (I/Os) or can be used as I/Os for specific functionality.

In the general-purpose I/Os mode, the GPIOx pins are connected to specific 8051W port pins. User software can be used to control the state of the device pins by controlling the appropriate I/O port SFRs in the 8051W. [Table 10](#page-39-0) lists the mapping of the PGA450-Q1 GPIOx pins to specific 8051W ports.



## **Table 10. GPIOx Pin Map**

## <span id="page-39-0"></span>**7.3.13 8051W UART**

The TxD and RxD pins on the PGA450-Q1 are connected to the 8051W UART. These two pins can be used either for software debugging or for implementing application-specific protocols.

## **Table 11. TxD and RxD Pin Functionality**



# **7.3.14 8051 WARP Core**

The 8051 WARP core is an exceptionally high-performance version of this popular 8-bit microcontroller, requiring just 2 clocks per machine cycle rather than the 12 clocks per cycle of the industry-standard device, while keeping functional compatibility with the standard part. The 8051W core in the PGA450-Q1 includes two 16-bit timers and a serial interface.







# **7.3.15 Memory**

[Table 12](#page-40-0) lists the PGA450-Q1 memory types.



<span id="page-40-0"></span>

(1) FIFO is needed to allow a second scan of the digital datapath output. The minimum needed for the second scan is 512 bytes. Dual-port capability is needed so that digital datapath can fill and the microprocessor can read simultaneously. If a true dual port cannot be implemented, then an interrupt once every X number of bytes are available works. X can be 32 to 128 bytes. 768 bytes are needed to address the microprocessor throughput issue. If throughput of the microprocessor can be improved, 256 bytes could be sufficient.

## *7.3.15.1 FIFO Memory for Digital Datapath Output*

The FIFO memory is volatile RAM memory. The output of the digital datapath is stored in the FIFO memory.

The FIFO memory is memory-mapped to the 8051W external memory address space. The contents of the FIFO memory are accessible to the 8051W core.

The FIFO memory is a dual-port RAM; that is, that the 8051W can read the FIFO contents while the digital datapath is filling the memory.

**NSTRUMENTS** 

EXAS

The FIFO memory also has a FIFO pointer, which is stored in the FIFO\_POINTER register. The FIFO pointer behavior is as follows:

- The FIFO pointer has the address of the last FIFO byte that was filled by the digital datapath.
- If the digital datapath has been configured to output data in 12-bit format, the FIFO pointer value increases by 2.
- If the digital datapath outputs data in 8-bit format, the FIFO pointer value increases by 1.

The FIFO pointer is reset to 0 at power up. Similarly, when the ECHO\_EN bit in the EN\_CTRL register is set to 1, the FIFO pointer value is reset to 0. However, the FIFO memory contents are not cleared to 0.



**Figure 24. FIFO Memory Organization**

# *7.3.15.2 OTP Memory for Program*

The programming voltage for the OTP memory must be provided externally, because the device does not have a voltage regulator to generate the OTP programming voltage. This voltage must be provided on the VPROG\_OTP pin.

## **7.3.15.2.1 OTP Security**

The PGA450-Q1 provides the ability to LOCK the OTP. The OTP memory cannot be read or programmed through the SPI. This feature is called OTP security.



**Figure 25. Connection Between the 8051W Core and OTP Security Block**

The following is the procedure to LOCK and UNLOCK the OTP

- To LOCK the OTP memory, 8051W P0 should be set to 0xAA in software.
- To UNLOCK the OTP memory, 8051W P0 should be set to 0x00 in software.



### **NOTE**

- Writing to P0 immediately after the 8051W reset is deasserted (immediately after the 8051W starts running software) is recommended.
- When the OTP memory is in LOCK state, the 8051W processor has access to OTP memory; that is, program execution can continue.
- If the 8051W processor is put in the reset state after a LOCK instruction in software has been executed, the OTP memory cannot be accessed through the SPI.

### **7.3.15.2.2 OTP Programming**

Both the 8051W microprocessor and the SPI can access the 8K OTP memory. The 8051W has read access only. The SPI has read access and program access.

Prior to starting the OTP programming process, raising the VPROG\_OTP pin on the PGA450-Q1 to 8 V is required. When the voltage on this device pin reaches this level, the OTP programming mode is enabled.

## **NOTE**

The OTP programming voltage should not be connected to the pin for an extended period of time.

# **CAUTION**

Do not power up OR power down the PGA450-Q1 with the VPROG\_OTP pin set to 8 V, this may cause unrecoverable corruption to the OTP data.

Programming of the OTP must be done one address at a time. Each address can only be programmed once. After an address is programmed, it cannot be programmed again. Programming a section of the OTP address space and then programming an additional section of OTP address space at a later time is possible.

To program a byte of OTP, four bytes must be sent through SPI. The first byte is 0x07 indicating an OTP write operation. The next 2 bytes contain the address of the target OTP location and the last byte contains the data.

There should be at least 100 us between two successive OTP write instructions. This time is needed to ensure the proper programming of the OTP cell. Violation of this might cause data retention issues for the OTP memory during the lifetime of the device. With a 4-MHz SCK frequency, it takes approximately 1 s to program the entire 8K address space of the OTP.

The following is the OTP memory programming procedure:

- 1. After power up, set the VPROG\_OTP pin to 8 V.
- 2. Send an OTP write command through the SPI.
- 3. **The CS pin is set to HIGH at least 100 µs for the OTP programming process to complete**. Do not perform any SPI write operations to the OTP during the OTP programming process.
- 4. Repeat Steps 2 and 3 until all desired OTP addresses have been programmed.
- 5. Before powering down the PGA450-Q1 device, disconnect the 8-V supply to VPROG\_OTP pin.

## *7.3.15.3 EEPROM Memory for Data*

[Figure 26](#page-43-0) shows the EEPROM structure in the PGA450-Q1 device. The EEPROM structure in PGA450-Q1 includes volatile cache. The cache has one-to-one mapping with the nonvolatile EEPROM memory cells. The EEPROM cache is mapped into the external memory space of the 8051W memory map.





**Figure 26. Structure of EEPROM Interface**

## <span id="page-43-0"></span>**7.3.15.3.1 EEPROM Memory Organization**

## *7.3.15.3.1.1 EEPROM Cache*

The EEPROM cache serves as temporary storage of data being transferred to or from EEPROM. Data transferred to the EEPROM cache from either SPI or from the M8051 is byte-addressable, and one byte at time can be written to or read from the EEPROM cache. Selection of the EEPROM cache interface is determined by the internally generated MUX-select bit. The MUX-select bit is by default set to 8051W access. The EEPROM cache is accessible to the SPI when the 8051W is put in reset in the test mode.

When programming to EEPROM through the SPI, the EEPROM cache holds the programming data for the amount of time necessary to complete the EEPROM programming process.

## *7.3.15.3.1.2 EEPROM Memory Cells*

The EEPROM memory cells are nonvolatile. The contents of the cache are programmed into the EEPROM when the 8051W requests the programming. The cache is loaded with the contents of the EEPROM memory cells at power up.

## **7.3.15.3.2 Programming EEPROM Through the 8051W and SPI**

The following is the EEPROM memory programming procedure:

- 1. Write data to EEPROM cache
	- Use the 8051W MOVX assembly instruction to place data in external memory addresses 0x0400 through 0x041F.
- 2. Write a 1 to the WRITE bit in the EE\_CTRL register.
- 3. Continuously poll the EE\_STATUS bit in EE\_CTRL register for the programming status. The EEPROM programming requires 70 ms to complete.



### **7.3.15.3.3 Reloading From EEPROM Cells Through the 8051W and SPI**

The following is the reloading procedure:

- 1. Write a 1 to the RELOAD bit in the EE CTRL register which causes the EEPROM cells to be loaded into cache. The reload operation requires 125 µs to complete.
- 2. Use the 8051W MOVX assembly instruction to transfer data from the cache to internal RAM.

# **7.3.16 LIN 2.1 Slave and Buffered SCI**

The PGA450-Q1 implements the LIN 2.1 compliant physical layer. This physical layer can be used to communicate data between the PGA450-Q1 and the master ECU.

The PGA450-Q1 can be configured to operate in the LIN 2.1 slave-protocol mode or SCI buffered mode. If the device is configured in LIN 2.1 slave-protocol mode, then the protocol layer described in Section 2.1 of the LIN 2.1 specification must be used to communicate with the PGA450-Q1. The device can only be configured as a slave; that is, the PGA450-Q1 cannot be used as a master.

The LIN 2.1 slave protocol implemented in PGA450-Q1 has the following exceptions:

- No wake-up (Section 2.6.2 of LIN 2.1). The device cannot be put to sleep and be woken through the LIN.
- No transport layer in digital logic (Section 3 of LIN 2.1)
- No node configuration and identification services in digital (Section 4 of LIN 2.1)
- No diagnostic layer in digital logic (Section 5 of LIN 2.1)
- Communication baud rate is fixed at 19.2 kBPS. That is, the device baud rate is not configurable.

The PGA450-Q1 can also be configured to operate in SCI buffered mode. In this mode, no specific protocol is needed to communicate with the PGA450-Q1. The user has the choice to implement the protocol in software. The device provides the ability either to transmit or to receive 8 bytes of data without any intervention from 8051W software.

The user selects either LIN 2.1 slave mode or SCI buffered mode by setting the LIN\_SCI bit in the LIN\_SCI\_SEL register. If the LIN\_SCI bit is changed from LIN mode to SCI mode or vice versa, the communication protocol is reset.

# *7.3.16.1 Physical Layer*

The physical layer inside the PGA450-Q1 is compliant with the LIN 2.1 specification. [Figure 27](#page-44-0) shows the line driver and receiver schematic illustrated in the LIN 2.1 specification. The inner dashed box in [Figure 27](#page-44-0) identifies the section that has been implemented in the PGA450-Q1.



<span id="page-44-0"></span> $V<sub>SUP</sub>$  is the internal supply for electronics.

# **Figure 27. LIN Physical Layer in LIN 2.1 Specification**

**ISTRUMENTS** 

**EXAS** 

[Figure 28](#page-45-0) shows the schematic of the LIN 2.1 physical layer in PGA450-Q1. This figure infers that the PGA450- Q1 implements the LIN 2.1 slave physical layer.



**Figure 28. LIN Physical Layer in the PGA450-Q1**

# <span id="page-45-0"></span>*7.3.16.2 LIN Slave Mode*

This section describes the LIN slave protocol mode of operation of the PGA450-Q1.

## **7.3.16.2.1 LIN Frame**

This peripheral handles the LIN 2.1 frames shown in [Figure 29](#page-45-1). The LIN 2.1 frame has a break field, sync field, PID field, data fields, and checksum field.



**Figure 29. LIN Frame From the LIN 2.1 Specification**

<span id="page-45-2"></span><span id="page-45-1"></span>[Figure 30](#page-45-2) shows the LIN byte field. This figure shows that the LIN byte field has 1 start bit and 1 stop bit. The least-significant bit (LSB) is transmitted first.



**Figure 30. LIN Byte Field From the LIN 2.1 Specification**



Break **Break** delimiter

**Figure 31. LIN Break Field From the LIN 2.1 Specification**

A break field is always generated by the master task (in the master node) and it shall be at least 13 nominal bit times of dominant value, followed by a break delimiter.



**Figure 32. LIN Sync Field From the LIN 2.1 Specification**

Sync is a byte field with the data value 0x55.

### **7.3.16.2.2 LIN Registers**

[Figure 33](#page-46-0) shows all the registers associated with the LIN peripheral. The LIN PID, RX DATA0–7 and TX DATA0–7 have unique registers associated with them.



0xD2	<b>LIN PID Register</b>	
0xC9	LIN/SCI RX_DATA0 Register	
0xCA	LIN/SCI RX DATA1 Register	
0xCB	LIN/SCI RX DATA2 Register	
0xCC	LIN/SCI RX_DATA3 Register	
0xCD	LIN/SCI RX DATA0 Register	
0xCE	LIN/SCI RX DATA1 Register	LIN Data Registers
0xCF	LIN/SCI RX_DATA2 Register	
0xD1	LIN/SCI RX DATA3 Register	
0xD3	<b>LIN/SCI TX DATA0 Register</b>	
0xD4	LIN/SCI TX_DATA1 Register	
0xD5	LIN/SCI TX DATA2 Register	
0xD6	LIN/SCI TX DATA3 Register	
0xD7	LIN/SCI TX_DATA0 Register	
0xD8	<b>LIN/SCI TX DATA1 Register</b>	
0xD9	LIN/SCI TX_DATA2 Register	
0xDA	LIN/SCI TX_DATA3 Register	

**Figure 33. LIN Registers**

## **NOTE**

<span id="page-46-0"></span>The PGA450-Q1 LIN slave protocol does not decode the LIN PID registers. The decoding logic for the PID registers must be implemented in 8051W software.



## **7.3.16.2.3 LIN Interrupts**

[Figure 34](#page-47-0) shows the four interrupts that the LIN slave protocol generates. These interrupts are:

- **SYNC interrupt:** This interrupt is generated by the LIN slave protocol when the SYNC field is received. Note that the SYNC field interrupt is generated regardless of whether the subsequent LIN frame fields are received. Thus, the customers can use the BREAK+SYNC fields to synchronize the internal clock and use other protocols for communication.
- **PID interrupt:** This interrupt is generated by the LIN slave protocol when the PID is received and the PID does not have a parity error.
- **Rx interrupt:** This interrupt is generated by the LIN slave protocol when the PGA450-Q1 receives the LIN data. The interrupt is generated only when the checksum is received and the checksum has no errors. The device performs the enhanced checksum calculation. According to the LIN 2.1 specification, the enhanced checksum is the checksum calculation over the data bytes and the protected identifier byte.
- **Tx interrupt:** This interrupt is generated by the LIN slave protocol when the PGA450-Q1 transmits data. The interrupt is generated at the end of the checksum transmission.



**Figure 34. LIN Interrupts**

<span id="page-47-0"></span>The PID interrupt processing shown in [Figure 34](#page-47-0) is for a transmit message.

## **7.3.16.2.4 LIN Slave Configuration**

The LIN slave in the PGA450-Q1 is configurable. This section describes the available configurations. These configurations are not applicable if the PGA450-Q1 is set up to operate in SCI buffered mode.

The LIN configuration register, LIN CFG, is used to configure the LIN slave in the PGA450-Q1. The following sections describe the possible configurations.

## *7.3.16.2.4.1 LIN Frame-Control Configuration*

The PGA450-Q1 has three bits that control the behavior of the PGA450-Q1 when a LIN frame is received.

**IGNORE DIAG:** This bit controls the mode of operation of the LIN slave controller when the PID is received.

If this bit is set to 0, then the LIN slave controller waits for data bytes after the PID field in the LIN frame is received.

If this bit is set to 1, then the LIN slave controller finishes the current frame after the PID is received and waits for the next LIN frame.

**HOLD:** This bit determines whether the LIN frame received by PGA450-Q1 is processed or ignored.

If this bit is set to 1 (which is the power ON reset state), then the received LIN frame is ignored.

If this bit is set to 0, then the received LIN frame is not ignored.

**CS METHOD:** This bit controls whether the checksum is classic checksum or enhanced checksum.



If this bit is set to 0 (which is power ON reset state), the LIN protocol calculates and validates the checksum using the classic checksum method.

If this bit is set to 1, the LIN protocol calculates and validates the checksum using the enhanced checksum method.

### *7.3.16.2.4.2 LIN Timing-Control Configuration*

The PGA450-Q1 has two bits that control the various timing parameters of the LIN frame.

- **INTERBYTE\_SPACE:** This bit controls the duration of the time between the data fields when PGA450-Q1 is transmitting data.
	- If this bit is set to 0, then the interbyte space is equal to 1 bit.

If this bit is set to 1, then the interbyte space is equal to 2 bits.

**BIT TOL:** This bit controls the tolerance of bit time that is used in the LIN frame timing diagnostics.

If this bit is set to 0, the bit time tolerance is 15% of the bit time determined during the LIN SYNC field.

If this bit is set to 1, the bit time tolerance is 30% of the bit time determined during the LIN SYNC field.

### **7.3.16.2.5 LIN Slave-Protocol State Machine**

[Figure 35](#page-49-0) shows the LIN slave-protocol state machine implemented inside PGA450-Q1. The figure shows that the protocol enters the Wait-for-Break-Field state on power up. When the master sends the break field, the state machine transitions into the Wait-for-Sync-Field state only if the HOLD bit in the LIN CFG register is set to 0. Otherwise, the LIN protocol return to the Wait-for-Break-Field state.

After the sync field is received, the state machine generates the SYNC field interrupt and transitions into the Wait-for-PID-Field state. After the PID field is received, the PID parity is checked. If the parity has an error, then the state machine transitions back to the Wait-for-Break-Field state. If there is no parity error, then the state machine generates the PID interrupt to the 8051W.

The user must write software to service the PID interrupt. In the PID interrupt service routine, the user determines whether the received PID corresponds to Rx message or Tx message.

In the case of an Rx message, the state machine waits for all the data bytes to be received. The number of data bytes received is determined by the value in the DATA\_CNT register. When all the data bytes are received, then the state machine calculates the checksum. If the calculated checksum matches the received checksum, then the state machine generates an Rx interrupt to the 8051W. Otherwise, the state machine transitions back to Wait-for-Break-Field state.

In the case of a Tx Message, the state machine calculates the checksum based on the data after the 8051W loads the transmit buffers and the DATA CNT register. At the end of frame transmission (that is, when the checksum is transmitted), the state machine generates a Tx interrupt to the 8051W.

**[PGA450-Q1](http://www.ti.com/product/pga450-q1?qgpn=pga450-q1)**



<span id="page-49-0"></span>Note: When the LIN\_SCI bit is changed from LIN mode to SCI mode while the LIN mode is in any of the states, the LIN state machine goes to the Wait-for-Break-Field state.

**Figure 35. LIN Controller State Machine**



SLDS185D –MARCH 2012–REVISED JUNE 2016 **[www.ti.com](http://www.ti.com)**



### **[www.ti.com](http://www.ti.com)** SLDS185D –MARCH 2012–REVISED JUNE 2016

### **7.3.16.2.6 LIN Slave Protocol Rx**

If the PID field corresponds to an Rx message, the following are the steps to receive a LIN message.

- In the PID interrupt service routine, do the following:
- Load the DATA CNT ESFR with the expected number of Rx data bytes.
- Set the RX TX bit in the LIN CTRL ESFR to 0 to receive a message.
- In the Rx interrupt service routine, do the following:
- Transfer data from the RX\_DATA buffers to RAM.

See the *[ESFR Registers](#page-84-0)* section for details on the ESFRs.

## **7.3.16.2.7 LIN Slave Protocol Tx**

If the PID field corresponds to a Tx message, the following are the steps to transmit a LIN message.

In the PID interrupt service routine, do the following:

- Load DATA\_CNT ESFR with the number of data bytes to be transmitted.
- Load TX DATA buffers with the data that is to be transmitted.
- Set the RX TX bit in LIN CTRL ESFR to 1 to transmit a message.

When the Tx interrupt service routine is called, the message transmission is complete. Nothing is required in the Tx interrupt service routine.

See the *[ESFR Registers](#page-84-0)* section for details on the ESFRs.

# **NOTE**

The LIN PID will be received and stored in the LIN\_PID ESFR. This register will be cleared when the LIN message transmission or reception is complete. Therefore, to retain the value of the LIN PID, the user has to copy the value of the ESFR to a RAM variable.

## **7.3.16.2.8 LIN Slave Status**

The PGA450-Q1 has a LIN status (LIN\_STATUS) register that has the error status of the received LIN frame.

This LIN STATUS register can be cleared at any time by setting the CLR ERR bit in the LIN CFG register to 1.

## *7.3.16.2.8.1 LIN Slave Framing Error Status*

The LIN\_STATUS register in the PGA450-Q1 has the following bits that reflect any framing errors in the received LIN message:

**CHECKSUM:** This bit is set to 1 if the received checksum does not match the calculated checksum.

**PARITY:** This bit is set to 1 if the received PID has a parity error.

**STOP\_BIT\_VAL:** This bit is set to 1 if the LIN bus does not go high for a stop bit right after the 8th data bit is received or transmitted. This check is done at the end of each Tx and Rx data byte.

**[PGA450-Q1](http://www.ti.com/product/pga450-q1?qgpn=pga450-q1)**

## *7.3.16.2.8.2 LIN Slave Timing Error Status*

The LIN STATUS register in the PGA450-Q1 has bits that reflect any LIN timing errors in the received LIN message. The timing errors are based on [Figure 36.](#page-51-0)

[Table 13](#page-51-1) lists the various timing errors in the received LIN message that are detected by the PGA450-Q1.

Expected Time Duration Lower Error Limit Actual Duration Upper Error Limit

**Figure 36. LIN Timing-Error Diagram**

	Table 13. LIN Timing Errors <sup>(1)</sup>	
--	--	--

<span id="page-51-1"></span><span id="page-51-0"></span>

(1) BIT\_TOL: Bit tolerance programmed in the LIN\_CFG register. The Bit Tolerance can be either 15% or 30%.

## *7.3.16.3 SCI Buffered Mode*

In the SCI buffered mode, the PGA450-Q1 does not implement any special frame or protocol. Up to 8 bytes can be received and transmitted without any 8051W software intervention. That is, the software either reads (in the case of receive) from the Rx data buffer or writes (in the case of transmit) to the Tx data buffer the appropriate number of bytes.

The DATA\_CNT ESFR determines the buffer length. When data is received by the device, SCI generates an Rx data interrupt only after the number of bytes specified in DATA\_CNT register is received.

### **7.3.16.3.1 SCI Buffered-Mode State Machine**

[Figure 37](#page-52-0) shows the SCI buffered-mode state machine. If both the external device and the 8051W try to send data at the same time, a bus conflict occurs. This bus contention is not detected inside the PGA450-Q1.

If the external device sends more than 8 bytes (corresponding to the buffer length), then the data in the Rx data buffer is overwritten. Therefore, the 8051W has not had a chance to read the previous data in the buffer, so the data is lost.





# **Figure 37. SCI Buffered-Mode State Machine**

## <span id="page-52-0"></span>**7.3.16.3.2 SCI Buffered-Mode Rx**

The following are the steps to receive data on SCI:

- In software, do the following:
	- Load DATA\_CNT ESFR with the expected number of Rx data bytes.
	- Set the RX TX bit in LIN CTRL ESFR to 0 to Rx a message.
- In the Rx interrupt service routine, do the following:
	- Transfer data from the RX\_DATA buffers to RAM.

## **7.3.16.3.3 SCI Buffered-Mode Tx**

The following are the steps to transmit data on SCI:

- In software, do the following:
	- Load DATA\_CNT ESFR with the number of data bytes to be transmitted.
	- Load TX\_DATA buffers with the data to be transmitted.
	- Set the SCI TX EN bit in DP SCI CTRL ESFR to 1 to Tx a message.
	- Set the RX\_TX bit in LIN\_CTRL ESFR to 1 to Tx a message.
- When the Tx interrupt service routine is called, the message transmission is complete. Nothing is required in the Tx interrupt service routine.

# **NOTE**

DATA CNT in SCI buffered mode: The minimum value for DATA CNT in SCI buffered mode is 2; that is, when the device is configured to operate in SCI buffered mode, the device can receive or transmit a minimum of 2 bytes.

SLDS185D –MARCH 2012–REVISED JUNE 2016 **[www.ti.com](http://www.ti.com)**



# *7.3.16.4 Connection of LIN Pin to 8051W*

The LIN transceiver is connected to the 8051W I/O as shown in [Figure 38.](#page-53-0)

The state of the LIN pin can be read by software by reading 8051W port 3, pin 2 and pin 3. Similarly, 8051W port 2, pin 3 can be used to drive the TX pin of the transceiver.

The state of the Rx pin from the transceiver should be inverted before the signal is routed to port 3, pin 3.

Logic 0 on P2.3 sets the LIN bus to the LOW state, whereas logic 1 on P2.3 sets the LIN bus to the HIGH state.



**Figure 38. LIN Tx and Rx Pins Are Connected to 8051W Port Pins**

<span id="page-53-0"></span>The reason for routing the Rx pin to P3.2 and P3.3 is to allow the use of 8051W timer 1 to measure the durations of the LIN bus in the high or low state.

# **7.4 Device Functional Modes**

# **7.4.1 Active Mode**

The process of taking a measurement occurs when the device is in active mode. The low-side drivers, analog front-end, and digital data path are all active which allows for an ultrasonic signal to be transmitted and the reflected signal to be received and processed.

The maximum current (VREG not charging) in active mode is 15 mA.



# **Device Functional Modes (continued)**

To enter active mode, set the ACTIVE\_EN bit in the PWR\_MODE register to 1.

## **7.4.2 Quiet Mode**

In quiet mode, the device waits for a command which is given through a digital interface (such as LIN, SCI, or UART). The LNA, ADC, digital data path, and low-side drivers are all off. The VREG regulator can be either enabled or disabled. If the VREG regulator is charging, the maximum current is increased by 100 mA.

The maximum current (VREG not charging) in quiet mode is 7.5 mA.

To enter quiet mode, set the ACTIVE\_EN bit in the PWR\_MODE register to 0.

## **7.4.3 RESET**

The PGA450-Q1 can also be put into a RESET state where the microcontroller is not active. During this state, SPI is the only digital interface that can be used. The low-side drivers can still be triggered to begin an ultrasonic burst and the analog front-end and digital data path can still store the returned echo signal in the FIFO RAM. However, any processing of the FIFO RAM by the internal microprocessor to determine the location of an object does not occur. The FIFO RAM data can be read over SPI, allowing an external microprocessor to process the data.

While the microcontroller is active, the MICRO RESET test register is the only register accessible through SPI. The device must be put into the RESET state before sending additional SPI commands.

The maximum current (VREG not charging) in the RESET state is 15 mA.

To put the microcontroller in reset, write a 1 to bit 0 of the MICRO RESET (address 0x2F) test register. Transmit the *TEST Write SPI* command in the following order: 0x16, 0x2F, 0x01.

To bring the microcontroller out of reset, write a 0 to bit 0 of the MICRO RESET (address 0x2F) test register. Transmit the *TEST Write SPI* command in the following order: 0x16, 0x2F, 0x00.

## **NOTE**

The MICRO RESET (0x2F) register is an internal test register, which is why the field is not listed in the SFR or ESFR register map.



# **7.5 Programming**

# **7.5.1 SPI Interface**



**Figure 39. SPI Port in PGA450-Q1**

The SPI block is used for communicating with the device during system development. The internal SPI acts as the slave in the communication of the device with an external SPI which is in master mode. To perform the communication, four external pins are necessary:

- **SDI:** SPI slave-in master-out, serial-input pin
- **SDO:** SPI slave-out master-in, serial-output pin (three-state output)
- **SCLK:** SPI clock, which controls the communication
- **CS:** Chip select

The output data on the SDO pin (for example, CheckByte and read data) changes on the rising edge of SCLK. The input data on SDI is latched on the falling edge of SCLK. The data received during a write access is written to memory on the system clock after the  $\overline{CS}$  pin has gone high.

In the absence of active transmission, the master SPI resets the internal SPI with  $\overline{CS}$  = high. MISO is in the highimpedance state during reset. Master and slave SPI transmit the MSB first.

## **NOTE**

The PGA450-Q1 does not respond to SPI messages unless the 8051W microprocessor is in the reset state. The microprocessor can be put in the reset state by writing an appropriate value to the MICRO RESET test register. The MICRO RESET test register is the ONLY register that is accessible through the SPI when the 8051W processor is not in the reset state.

## *7.5.1.1 SPI Interface Protocol*

The serial peripheral interface (SPI) uses a 1-byte command word and 2 or 3 additional bytes for the complete command.

[Table 14](#page-55-0) lists the SPI protocol.

<span id="page-55-0"></span>

### **Table 14. SPI Protocol Command Word**



When accessing memory (IRAM, ESFR, OTP, EEPROM, FIFO RAM, DEV RAM), the internal registers bits 15:13 must all be zero. If these bits are not zero, the SPI command is rejected and the SPI failure bit is set (see CheckByte below).

## *7.5.1.2 Transfer Width*

[Table 15](#page-56-0) lists how the SPI transfer width (number of bytes) varies depending on whether the SPI is a read or write to the IRAM, ESFR, EEPROM, OTP, or FIFO data access.

<span id="page-56-0"></span>



For a SPI transfer to the internal register file, the parity *P* depends on the address.

For SPI transfers to the memories (IRAM, ESFR, OTP), the read data is available on the next SPI transfer. That is, when reading from a memory location, the user must send a subsequent transfer to get the data back.







## *7.5.1.3 CheckByte*

On every SPI transfer, the PGA450-Q1 transmits a CheckByte which is in the 8 most significant bits of the transfer. For example, in a 16-bit transfer, the CheckByte is in bits 15:8 of the received data; similarly, for a 24 bit transfer the CheckByte is in bits 23:16 of the received data. The CheckByte can be used by the SPI master to detect SPI communication errors.



# **Figure 41. CheckByte Is Transmitted by PGA450-Q1 at the Beginning of Every Response**

[Table 16](#page-57-0) lists the interpretation of each bit in the CheckByte transmitted by the PGA450-Q1.

For a successful SPI transfer, the CheckByte reads 8'h02. Bit 9 of the CheckByte is always set in order to assist debugging in the lab. If the SPI transfer failed for some reason, the most significant bit (15) of the CheckByte is set. The reason for the failure is then described in bits 14:11.



<span id="page-57-0"></span>

# *7.5.1.4 Examples*

[Table 17](#page-57-1) lists a few examples of SPI transfer:



<span id="page-57-1"></span>

# **7.5.2 Diagnostics**

# *7.5.2.1 Power-Block Monitors*

The following operating-condition monitors have been implemented on the PGA450-Q1 to ensure reliable and robust performance over the lifetime of the device.

- VPWR overvoltage (greater than 28 V nominal, 20-µs deglitch time)
- VPWR level is such that AVDD is undervoltage (less than 6 V nominal, 2-ms deglitch time)



- AVDD overcurrent (greater than 55 mA nominal, 2-ms deglitch time)
- RBIAS overcurrent (greater than 63 µA nominal, 2-ms deglitch time)

# **NOTE**

Whenever these monitors sense a violation in the operating conditions, the microprocessor is held in reset.

A corresponding fault flag is also set in the STATUS1 register.

The fault flags are cleared when the fault condition is removed or when the device is reset.

# *7.5.2.2 Low-Side Diagnostics*

The PGA450-Q1 has diagnostics implemented on the LS driver to protect the LS FET from sinking excessive currents when it is enabled. A fault condition is sensed if both the Vgs voltage and the Vds voltage on the LS FET remain above 2.5 V for the duration of either 1 us or 2 us (selectable by setting the LS\_FAULT\_TIMER\_SEL bit in the CONTROL\_1 register) during a turnon event. If a fault is sensed, the LS FET is immediately turned off and a corresponding flag is set in the STATUS2 register. The fault is automatically cleared when the LS FET is commanded to turn on in the next cycle.

The LS diagnostics are turned off by default and can be enabled by setting the LS\_FAULT\_LOGIC\_EN bit in the CONTROL\_1 register.

<span id="page-58-0"></span>[Figure 42](#page-58-0) shows the schematic of the low-side drive and [Figure 43](#page-59-0) shows the timing diagram of the low-side diagnostics.



**Figure 42. Low-Side Drive Schematic**

Texas **NSTRUMENTS** 



- A. Gate is commanded on by LS driver logic. This 0  $\rightarrow$  1 edge enables the LS fault diagnostic on the LS Driver if the LS\_FAULT\_LOGIC\_EN is set.
- B. Drain monitor (DRAIN\_MON) senses that drain is below 2.5 V for a normal scenario, where as the drain monitor output remains high for the fault scenario.
- C. Gate monitor (GATE\_MON) senses that gate is above 2.5 V.
- D. For the fault scenario, bcause GATE\_MON and DRAIN\_MON signals have remained high for the selected fault time (1  $\mu$ s or 2  $\mu$ s), a fault is sensed and the gate is immediately turned off.

## **Figure 43. Low-Side Fault Timing**

## <span id="page-59-0"></span>*7.5.2.3 Main Oscillator Watchdog*

The PGA450-Q1 implements an internal free-running 500-kHz watchdog clock. This watchdog clock is used to monitor the internal 16-MHz main oscillator or the external crystal oscillator. When this frequency is outside this range, an internal reset is generated, which resets the entire digital core; this is equivalent to POR.

The main oscillator frequency fail limits have the following ranges as shown in [Figure 44](#page-60-0):

- If the main oscillator frequency is less than 5.4 MHz, the watchdog logic recognizes this as a low-frequency fail and resets the digital core.
- If the main oscillator frequency lies in the range: 5.4 MHz < Main OSC Freq < 14 MHz, there is a possibility that the watchdog recognizes this as a low-frequency fail and resets the core, but reset is not assured.
- If the main oscillator frequency lies in the range: 14 MHz < Main Osc Freq < 18 MHz, the main osc watchdog does NOT reset the core, as this is seen as the nominal frequency of operation.
- If the main oscillator frequency lies in the range 18 MHz < Main Osc Freq < 43 MHz, there is a possibility that the watchdog recognizes this as a high-frequency fail and resets the core, but reset is not assured.
- If the main oscillator frequency is greater than 43 MHz, the watchdog logic recognizes this as a highfrequency fail and resets the digital core.



5.4 MHZ 14 MHZ 18 MHZ 43 MHZ RESET | MAY RESET | NORMAL | MAY RESET | RESET Main Oscillator Frequency

**Figure 44. Main Oscillator Frequency and the Corresponding PGA450-Q1 Behavior**

<span id="page-60-0"></span>The main oscillator watchdog can be disabled using the OSC\_WD\_EN bit in the WD\_EN register.

**NOTE** A reset because of main oscillator watchdog failure causes an internal digital core reset. All ESFRs revert back to the reset sate.

# *7.5.2.4 Software Watchdog*

The PGA450-Q1 implements a software watchdog. This watchdog must be serviced by software every 250 ms. If the software does not service the watchdog within 250 ms of the last service, then the transducer drive FETs are turned OFF and the 8051W core is reset.

The software services the watchdog using port pin P3.7 as shown in [Figure 45](#page-60-1). The software services the watchdog by toggling the state of P3.7.



**Figure 45. Connection Between the 8051W and the Software Watchdog**

<span id="page-60-1"></span>The software watchdog can be disabled using the SW\_WD\_EN bit in the WD\_EN register. The following lists the behavior of this bit:

- The SW\_WD\_EN bit is in the disabled state after power-on reset (POR).
- If the 8051W is reset through the SPI, then SW\_WD\_EN is disabled.
- If SW WD EN is enabled and the 8051W is reset because the software watchdog has timed out, then SW WD EN remains enabled.

### **NOTE**

A reset of the 8051W does not change the state of the ESFR registers. The ESFR registers continue to retain the state.

### **[PGA450-Q1](http://www.ti.com/product/pga450-q1?qgpn=pga450-q1)**

SLDS185D –MARCH 2012–REVISED JUNE 2016 **[www.ti.com](http://www.ti.com)**



## *7.5.2.5 Internal ASIC TRIM Validity*

The PGA450-Q1 has internal ASIC trim values. These trim values are used to fine-tune the operation of various blocks at TI manufacturing EOL.

The PGA450-Q1 checks the validity of these ASIC trim values after power up and before the 8051W reset is deasserted. If the internal trim values are not valid, the TRIM\_FAIL bit in the STATUS1 register is set. The 8051W software can be used to check this bit after 8051W reset is deasserted and the software starts execution.

# *7.5.2.6 FIFO RAM and External SRAM MBIST*

The PGA450-Q1 verifies the integrity of FIFO RAM and RAM in the external memory space (that is, all RAM in the external memory) with a RAM MBIST. The RAM MBIST begins immediately after POR is deasserted and takes approximately 5 ms. See [Figure 8](#page-15-0) for power-up waveforms. The 8051W reset is deasserted while MBIST is ongoing.

MBIST sets the MBIST DONE flag in STATUS1 upon completion of MBIST. The MBIST FLAG is set to 1 if RAM MBIST fails.

# **NOTE**

The 8051W microprocessor should not enable the digital datapath, should not access the FIFO RAM, and should not access RAM in the external memory space until the RAM MBIST DONE flag is set.

# *7.5.2.7 Thermal Shutdown*

The PGA450-Q1 also has an overtemperature protection feature implemented. An overtemperature violation causes a total shutdown of the part with the microprocessor held in reset. When the device cools down below the overtemperature threshold, the device initiates a power up again.



### **7.5.3 8051W Interrupts**

The MCU 8051 provides the five standard 8051-compatible *legacy* interrupts, plus expansion capability for a further nine *extended* interrupts sourced from external user logic. The standard and extended interrupts each have separate enable-register bits associated with them, allowing software control. The interrupts can also have two levels of priority assigned to them. The interrupts are defined as follows:

- **Standard interrupts** The five standard interrupts comprise two timer overflow interrupts, an interrupt associated with the built-in serial interface of the core, and two external interrupts (referred to as *legacy* external interrupts).
- **Timer-overflow interrupts** The two timer-overflow interrupts, TF0 and TF1, are set whenever their respective timers timer 0 and timer 1, roll over to zero. The states of these interrupts are also stored in the TCON register. The TF0 and TF1 interrupts are automatically cleared by hardware on entry to the corresponding interrupt service routine.

### **NOTE**

All events on NINT0 and NINT1, whether level-triggered or edge-triggered, are detected by sampling the relevant interrupt line on the rising edge of SCLK at the end of phase 1 of every machine cycle. Where NINT0/NINT1 is level-triggered, a response is made to the signal being sampled low and, to ensure detection, the external source must hold the line low until the resulting interrupt is generated. (It also must ensure that the request is de-activated before the end of the associated service routine.) Where NINT0 or NINT1 is edge-triggered, the response is made to a transition on the signal from high to low between successive samples. This means that, to ensure detection, NINT0 or NINT1 must have been high for at least two clocks before it goes low and then must be held low for at least two clocks after this transition.

- **Serial interrupt** The serial interrupts source comprises the logical OR of the two serial interface status bits RI and TI in register SCON. These interrupts are set automatically on receipt or transmission of a data frame. These two bits are not cleared by hardware.
- **Legacy external interrupts** The two legacy external interrupts, NINT0 and NINT1, are driven from inputs PORT3(2) and PORT3(3), respectively. These interrupts can be either edge- or level-sensitive, depending on settings within the TCON register. Two further TCON register bits, IE0 and IE1, act as interrupt flags. If the external interrupt is set to edge-triggered, the corresponding register bit IE0 or IE1 is set by a falling edge on NINT0 or NINT1 and cleared by hardware on entry to the corresponding interrupt service routine. If the interrupt is set to be level-sensitive, IE0or IE1 reflects the logic level on NINT0 or NINT1. The TCON register is described in the *[Timer and Counter](#page-76-0) [Control Register \(offset = 0x88\) \[reset = 0\]](#page-76-0)* section.
- **Extended interrupts** Source and acknowledge signals are provided for a further nine interrupts. These interrupts are driven from external user logic, typically a user ESFR. The extended interrupts are input to the core on bits 5 to 13 of input bus XINTR\_SRC, whereas acknowledge signals are output from the core on bits 5 to 13 of bus XINTR\_ACK. *Note:* If the timers or the UART are omitted from the design, their corresponding interrupt inputs (plus those of the legacy external interrupts where the timers are omitted) are made available at the core periphery as XINTR\_SRC[4:0], along with corresponding XINTR\_ACK acknowledge signals, for use as additional extended interrupts.)

The extended-interrupt lines are sampled on the rising edge of PCLK at the beginning of phase 2 of the last cycle of the current instruction. To ensure detection, the external source must hold the XINTR\_SRC line high until the resulting interrupt is generated and must also ensure that the request is deactivated before the end of the associated service routine.

## **Any edge-triggering that is required must be taken care of by individual peripherals.**



## **NOTE**

For additional information about these five standard interrupts, see the Intel 8-Bit Embedded Controller Handbook in the *Hardware Description of the 8051, 8052 and 80C51*.)

### *7.5.3.1 Interrupt Flag Clear*

If the legacy external interrupts, NINT0 and NINT1, are edge-triggered, the interrupt flag is cleared on vectoring to the service routine. If these interrupts are level-triggered, the flag is controlled by the external signal. Timer and counter flags are cleared on vectoring to the interrupt service routine, but the serial interrupt flag is not affected by hardware. The serial interrupt flag should be cleared by software. Acknowledge signals are provided for clearing any registers used to source the nine additional interrupts.

## *7.5.3.2 Priority Levels and Interrupt Vectors*

One of two priority levels can be selected for each interrupt. An interrupt of high priority may interrupt the service routine of a low-priority interrupt and, if two interrupts of different priority occur at the same time, the higher-level interrupt is serviced first. An interrupt cannot be interrupted by another interrupt of the same priority level. If two interrupts of the same priority level occur simultaneously, a polling sequence is observed as listed in [Table 18](#page-63-0):

When an interrupt is serviced, a long call instruction is executed to one of the following locations, according to the source of the interrupt as listed in [Table 18.](#page-63-0)

<span id="page-63-0"></span>

## **Table 18. Interrupt Summary**

## *7.5.3.3 Interrupt Latency*

The response time in a single interrupt system is between 3 and 9 machine cycles.

## **7.5.4 Instructions**

The M8051 Warp instruction set is listed in [Table 20](#page-65-0). The following sections outline some of the supported features.

## *7.5.4.1 Addressing Modes*

The M8051 Warp provides a variety of addressing modes, which are outlined as follows.



### **7.5.4.1.1 Direct Addressing**

In direct addressing, the operand is specified by an 8-bit address field. Only internal data and SFRs can be accessed using this mode.

### **7.5.4.1.2 Indirect Addressing**

In indirect addressing, the operand is specified by an address contained in a register. Two registers (R0 and R1) from the current bank or the data pointer can be used for addressing in this mode. Both internal and external data memory can be indirectly addressed.

### **7.5.4.1.3 Register Addressing**

In register addressing, the operand is specified by the top 3 bits of the opcode, which selects one of the current bank of registers. Four banks of registers are available. The current bank is selected by bits 3 and 4 of the PSW.

### **7.5.4.1.4 Register Specific Addressing**

Some instructions only operate on specific registers which is defined by the opcode. In particular, many accumulator operations and some stack pointer operations are defined in this manner.

### **7.5.4.1.5 Immediate Data**

Instructions which use immediate data are 2 or 3 bytes long, and the immediate operand is stored in program memory as part of the instruction.

### **7.5.4.1.6 Indexed Addressing**

Only program memory can be addressed using indexed addressing. This memory is intended for simple implementation of look-up tables. A 16-bit base register (either the PC or the DPTR) is combined with an offset stored in the accumulator to access data in program memory.

### *7.5.4.2 Arithmetic Instructions*

The M8051 Warp implements ADD, ADDC (add with carry), SUBB (subtract with borrow), INC (increment), and DEC (decrement) functions, which can be used in most addressing modes. There are three accumulator-specific instructions, DA A (decimal adjust A), MUL AB (multiply A by B) and DIV AB (divide A by B).

## *7.5.4.3 Logical Instructions*

The M8051 Warp implements ANL (AND logical), ORL (OR logical), and XRL (exclusive-OR logical) functions, which again can be used in most addressing modes. Seven accumulator-specific instructions are available, CLR A (clear A), CPL A (complement A), RL A (rotate left A), RLC A (rotate left through carry A), RR A (rotate right A), RRC A (rotate right through carry A), and SWAP A (swap nibbles of A).

## *7.5.4.4 Data Transfers*

### **7.5.4.4.1 Internal Data Memory**

Data can be moved from the accumulator to any internal data memory location, from any internal data memory location to the accumulator, and from any internal data memory location to any SFR or other internal data memory location.

### **7.5.4.4.2 External Data Memory**

Data can be moved from the accumulator to or from an external memory location in one of two addressing modes. In 8-bit addressing mode, the external location is addressed by either R0 or R1; in 16-bit addressing mode, the location is addressed by the DPTR.

### *7.5.4.5 Jump Instructions*

### **7.5.4.5.1 Unconditional Jumps**

Four sorts of unconditional jump instructions are available. Short jumps (SJMP) are relative jumps (limited to –128 to 127 bytes), long jumps (LJMP) are absolute 16-bit jumps, and absolute jumps (AJMP) are absolute 11 bit jumps (that is, within a 2K byte memory page). The last type is an indexed jump, JMP @A+DPTR, which jumps to a location contained in the DPTR register, offset by a value stored in the accumulator.

### **7.5.4.5.2 Subroutine Calls and Returns**

Only two sorts of subroutine call are available, ACALL and LCALL, which are absolute and long as previously described. Two return instructions are provided, RET and RETI. The latter is for interrupt service routines.

### **7.5.4.5.3 Conditional Jumps**

Conditional jump instructions all use relative addressing and there fore are limited to the same –128- to 127-byte range as previously described.

### *7.5.4.6 Boolean Instructions*

The bit-addressable registers in both the direct and SFR space can be manipulated using Boolean instructions. Logical functions are available which use the carry flag and an addressable bit as the operands and each addressable bit can be set, cleared, or tested in a jump instruction.

### *7.5.4.7 Flags*

[Table 19](#page-65-1) lists the instructions that affect the flags generated by the ALU.

<span id="page-65-1"></span>

### **Table 19. Flag Summary**

In [Table 19,](#page-65-1) a 0 indicates that the flag is always cleared, a 1 indicates that the flag is always set, and a question mark (?) indicates that the state of the flag depends on the result of the operation. The flag specified as *blank* means that the state is unknown.

## *7.5.4.8 Instruction Table*

Instructions are either 1, 2, or 3 bytes long as listed in the BYTES column of [Table 20.](#page-65-0) Each instruction requires either 1, 2 or 4 machine cycles to execute as listed in [Table 20](#page-65-0). One machine cycle comprises 2 CCLK clock cycles.

<span id="page-65-0"></span>

### **Table 20. Instructions**

Copyright © 2012–2016, Texas Instruments Incorporated *[Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLDS185D&partnum=PGA450-Q1)*



67

# **Table 20. Instructions (continued)**





# **Table 20. Instructions (continued)**





Copyright © 2012–2016, Texas Instruments Incorporated *[Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLDS185D&partnum=PGA450-Q1)*



# **Table 20. Instructions (continued)**

In [Table 20](#page-65-0), an entry such as E8–EF indicates a continuous block of hex opcodes used for 8 different registers, the register numbers of which are defined by the lowest three bits of the corresponding code. Non-continuous blocks of codes, shown as 11→F1 (for example), are used for absolute jumps and calls, with the top 3 bits of the code being used to store the top three bits of the destination address.

The CJNE instructions use the abbreviation #d for immediate data; other instructions use #data.

# **7.5.5 8051W Port Usage**

The 8051W has four I/O ports. lists the port usage in the PGA450-Q1 device.



# **Table 21. 8051W I/O Port Usage in PGA450-Q1**



Texas Instruments



# **Table 21. 8051W I/O Port Usage in PGA450-Q1 (continued)**

# <span id="page-69-0"></span>**7.6 Register Maps**

The memory block consists of SRAM, OTP, and EEPROM. The SRAM is used as storage for volatile software variables during program execution. The OTP consists of the program code and the EEPROM consists of calibrations.









71

# **Table 22. SFR Memory Map**



# **[PGA450-Q1](http://www.ti.com/product/pga450-q1?qgpn=pga450-q1)** SLDS185D –MARCH 2012–REVISED JUNE 2016 **[www.ti.com](http://www.ti.com)**

Texas<br>Instruments






# **Table 23. ESFR Memory Map (continued)**





## **7.6.1 SFR Registers**

## *7.6.1.1 I/O Ports (P0, P1, P2, P3) Registers*

P0, P1, P2, and P3 are latches used to drive the 32 quasi-bidirectional I/O lines. On reset, these registers are all set to the value FF hex, which is input mode. [Table 21](#page-68-0) lists the port usage in the PGA450-Q1 device.

## **7.6.1.1.1 I/O Port 3 Register (offset = 0xB0) [reset = 0xFF]**

Bit addressable





## **Table 24. P3 Register Field Descriptions**



## **7.6.1.1.2 I/O Port 2 Register (offset = 0xA0) [reset = 0xFF]**

## **Figure 48. I/O Port 2 (P2)**



## **Table 25. P2 Register Field Descriptions**



## **7.6.1.1.3 I/O Port 1 Register (offset = 0x90) [reset = 0xFF]**

#### **Figure 49. I/O Port 1 (P1) Register**



## **Table 26. P1 Register Field Descriptions**



## **7.6.1.1.4 I/O Port 0 (P0) (offset = 0x80) [reset = 0xFF]**



## **Figure 50. I/O Port 0 (P0) Register**

# *7.6.1.2 Stack Pointer Register (offset = 0x81) [reset = 0]*

7-0 **P0[7:0]** R/W 1

#### Not bit-addressable

The SP register contains the stack pointer. The stack pointer is used to load the program counter into internal data memory during LCALL and ACALL instructions and is used to retrieve the program counter from memory during RET and RETI instructions. Data can also be saved on or retrieved from the stack using PUSH and POP instructions. Instructions that use the stack automatically pre-increment or post-decrement the stack pointer so that the stack pointer always points to the last byte written to the stack, that is, the top of the stack. On reset the stack pointer is set to 07h. The user must ensure that the location of the stack in internal data memory does not interfere with other data stored therein.

Another use of the scratchpad area is for the programmer stack. This area is selected using the stack pointer (SP, SFR 81h). Whenever a call or interrupt is invoked, the return address is placed on the stack. The stack is also available to the user for variables, and so forth, because the stack can be moved and there is no fixed location within the RAM designated as stack. The stack pointer defaults to 07h on reset, and the user can then move it as needed. The SP points to the last used value. Therefore, the next value placed on the stack is put at SP + 1. Each PUSH or CALL increments the SP by the appropriate value, and each POP or RET decrements it.

## **Figure 51. Stack Pointer (SP) Register**





## **Table 28. SP Register Field Descriptions**



## *7.6.1.3 Data Pointer Registers*

#### Not bit-addressable.

The data pointer (DPTR) is a 16-bit register that may be accessed through the two SFR locations, data-pointer high byte (DPH) and data-pointer low byte (DPL). Two true 16-bit operations are allowed on the data pointer, load immediate and increment. The data pointer is used to form 16-bit addresses for external data memory accesses (MOVX), for program byte moves (MOVC) and for indirect program jumps (JMP @A+DPTR). On reset, the data pointer is set to 0000h.

## **7.6.1.3.1 Data Pointer Register (offset = 0x82) [reset = 0]**

This is the 8 LSB of the data pointer.

#### **Figure 52. Data Pointer (DPL) Register**







# **7.6.1.3.2 Data Pointer Register (offset = 0x83) [reset = 0]**

This is the 8 MSB of the data pointer.

## **Figure 53. Data Pointer (DPH) Register**



## **Table 30. DPH Register Field Descriptions**



## *7.6.1.4 Power Control Register (offset = 0x87) [reset = 0]*

Not bit-addressable.

## **Figure 54. Power Control (PCON) Register**



#### **Table 31. PCON Register Field Descriptions**





# *7.6.1.5 Timer and Counter Control Register (offset = 0x88) [reset = 0]*

## Bit Addressable.

Two 16-bit timer and counters are provided. The TCON and TMOD bits are used to set the mode of operation and to control the running and interrupt generation of the timer and counters. The timer andcounter values are stored in two pairs of 8-bit registers (TL0, TH0, TL1, and TH1).

## **Figure 55. Timer and Counter Control (TCON) Register**



## **Table 32. TCON Register Field Descriptions**



# *7.6.1.6 Timer and Counter Mode Register (offset = 0x89) [reset = 0]*

Not Bit Addressable.





# **Table 33. TMOD Register Field Descriptions**



# **Table 34. Timer Mode Control Bits**





# *7.6.1.7 Timer and Counter Data Registers (TL0, TL1, TH0, TH1)*

## Not bit-addressable.

TL0 and TH0 are the low and high bytes, respectively, of timer and counter 0. TL1 and TH1 are the low and high bytes, respectively, of timer and counter 1. In mode 2, the TL register is an 8-bit counter, and TH stores the reload value. On reset, all timer and counter registers are 00h.

The timer-clock resolution is 8 MHz.

# **7.6.1.7.1 TL0 Register (offset = 0x8A) [reset = 0]**

## **Figure 57. TL0 Register**



#### **Table 35. TL0 Register Field Descriptions**



## **7.6.1.7.2 TL1 Register (offset = 0x8B) [reset = 0]**

## **Figure 58. TL1 Register**



## **Table 36. TL1 Register Field Descriptions**



#### **7.6.1.7.3 TH0 Register (offset = 0x8C) [reset = 0]**

## **Figure 59. TH0 Register**



## **Table 37. TH0 Register Field Descriptions**



**STRUMENTS** 

EXAS

## **7.6.1.7.4 TH1 Register (offset = 0x8D) [reset = 0]**



**Figure 60. TH1 Register**



## *7.6.1.8 UART Control Register (offset = 0x98) [reset = 0]*

Bit-addressable

The UART uses two SFRs: SCON and SBUF. SCON is the control register and SBUF is the data register. Data is written to SBUF for transmission and SBUF is read to obtain received data. The received-data and transmitteddata registers are independent.

SM2 enables multi-processor communication over a single serial line and modifies the foregoing as listed in [Table 40](#page-79-0). In modes 2 and 3, if SM2 is set then the receive interrupt is not generated if the received 9th data bit is 0. In mode 1, the receive interrupt is not generated unless a valid stop bit is received. In mode 0, SM2 should be 0.

#### **Figure 61. UART Control (SCON) Register**



# **Table 39. SCON Register Field Descriptions**



## **Table 40. Mode Control Bit Operation(1)**

<span id="page-79-0"></span>

(1)  $f<sub>timer clk</sub>$  is the frequency of the TIMER\_CLK input (8 MHz)



## *7.6.1.9 UART Data Register (offset = 0x99) [reset = 0]*

## Not bit-addressable

This register is used for both transmit and receive data. Transmit data is written to this location and receive data is read from this location, but the two paths are independent.

#### **Figure 62. UART Data (SBUF) Register**



#### **Table 41. SBUF Register Field Descriptions**



## *7.6.1.10 Interrupt Enable Register 0 (offset = 0xA8) [reset = 0]*

Bit-addressable.

The two interrupt enable registers (IE0 and IE1) control the 14 available interrupts. Five of these interrupts are standard 8051-compatible legacy interrupts. The other nine are specific to the PGA450-Q1 device. More information on interrupts can be found in the *[8051W Interrupts](#page-62-0)* section.

For each bit in this register, a 1 enables the corresponding interrupt, and a 0 disables it.

#### **Figure 63. Interrupt Enable Register 0 (IE0)**



#### **Table 42. IE0 Register Field Descriptions**



# *7.6.1.11 Interrupt Enable Register 1 (offset = 0xE8) [reset = 0]*

Bit-addressable.

See the *[8051W Interrupts](#page-62-0)* section for more information on available interrupts.

For each bit in this register, a 1 enables the corresponding interrupt, and a 0 disables it.

## **Figure 64. Interrupt Enable Register 1 (IE1)**



#### **Table 43. IE1 Register Field Descriptions**



# *7.6.1.12 Interrupt Priority Register 0 (offset = 0xB8) [reset = 0]*

Bit-addressable.

For each bit in this register, a setting of 1 selects high priority for the corresponding interrupt, and a setting of 0 selects low priority. While an interrupt is being serviced, it may only be interrupted by a higher priority interrupt. See the *[8051W Interrupts](#page-62-0)* section for more information on available interrupts.

# **Figure 65. Interrupt Priority Register 0 (IP0)**



## **Table 44. IP0 Register Field Descriptions**





## *7.6.1.13 Interrupt Priority Register 1 (offset = 0xF8) [reset = 0]*

## Bit-addressable

For each bit in this register, a setting of 1 selects high priority for the corresponding interrupt, and a setting 0 selects low priority. While an interrupt is being serviced, it may only be interrupted by a higher priority interrupt. See the *[8051W Interrupts](#page-62-0)* section for more information on available interrupts.

#### **Figure 66. Interrupt Priority Register 1 (IP1)**



## **Table 45. IP1 Register Field Descriptions**



# *7.6.1.14 Program Status Word Register (offset = 0xD0) [reset = 0]*

## Bit-addressable

This register contains status information resulting from CPU and ALU operation.

## **Figure 67. Program Status Word (PSW) Register**



## **Table 46. PSW Register Field Descriptions**



#### **Table 47. Register Bank-Select Bit Operation**



# *7.6.1.15 Accumulator Register (offset = 0xE0) [reset = 0]*

## Bit-addressable

This register provides one of the operands for most ALU operations which is denoted as *A* in the instruction table.

## **Figure 68. Accumulator (ACC) Register**



#### **Table 48. ACC Register Field Descriptions**



# *7.6.1.16 B Register (offset = 0xF0) [reset = 0]*

Bit-addressable

This register provides the second operand for multiply or divide instructions which is denoted as *B* in the instruction table. Otherwise, the register may be used as a scratch pad register.

## **Figure 69. B Register**



## **Table 49. B Register Field Descriptions**





## **7.6.2 ESFR Registers**

## *7.6.2.1 Bandpass Filter Coefficient B1 (BPF\_B1) Register*

Not bit-addressable.

These registers store the B1 coefficient value for the 2nd order Butterworth bandpass IIR filter. The B1 coefficient helps set the bandwidth of the bandpass filter, which can be programmed from 4 kHz to 7kHz. The specific values to program into these registers for each bandwidth are listed in [Table 7](#page-23-0).

## **7.6.2.1.1 Bandpass Filter B1 MSB Register (offset = 0x92) [reset = 0]**

## **Figure 70. Bandpass Filter B1 MSB (BPF\_B1\_MSB) Register**



#### **Table 50. BPF\_B1\_MSB Register Field Descriptions**



## **7.6.2.1.2 Bandpass Filter B1 LSB Register (offset = 0x93) [reset = 0]**

## **Figure 71. Bandpass Filter B1 LSB (BPF\_B1\_LSB) Register**



## **Table 51. BPF\_B1\_LSB Register Field Descriptions**



## *7.6.2.2 Bandpass Filter Coefficient A2 (BPF\_A2) Registers*

Not bit-addressable

These registers store the A2 coefficient value for the 2nd order Butterworth bandpass IIR filter. The A2 coefficient helps set the center frequency of the bandpass filter, which can be programmed from 40 kHz to 70 kHz. The specific values to program into these registers for each center frequency are listed in [Table 8.](#page-27-0)

#### **7.6.2.2.1 Bandpass Filter Coefficient A2 MSB Register (offset = 0x94) [reset = 0]**

#### **Figure 72. Bandpass Filter Coefficient A2 MSB (BPF\_A2\_MSB) Register**



#### **Table 52. BPF\_A2\_MSB Register Field Descriptions**



**STRUMENTS** 

**XAS** 

## **7.6.2.2.2 Bandpass Filter Coefficient A2 LSB Register (offset = 0x95) [reset = 0]**



#### **Figure 73. Bandpass Filter Coefficient A2 LSB (BPF\_A2\_LSB) Register**

# *7.6.2.3 Band-Pass Filter Coefficient A3 (BPF\_A3) Register*

#### Not bit-addressable

These registers store the A3 coefficient value for the 2nd order Butterworth bandpass IIR filter. The A3 coefficient helps set the bandwidth of the bandpass filter, which can be programmed from 4 kHz to 7kHz. The specific values to program into these registers for each bandwidth are listed in [Table 7](#page-23-0).

#### **7.6.2.3.1 Band-Pass Filter Coefficient A3 MSB Register (offset = 0x96) [reset = 0]**

## **Figure 74. Band-Pass Filter Coefficient A3 MSB (BPF\_A3\_MSB) Register**



#### **Table 54. BPF\_A3\_MSB Register Field Descriptions**



#### **7.6.2.3.2 Band-Pass Filter Coefficient A3 LSB Register (offset = 0x97) [reset = 0]**

## **Figure 75. Band-Pass Filter Coefficient A3 LSB (BPF\_A3\_LSB) Register**



#### **Table 55. BPF\_A3\_LSB Register Field Descriptions**





# *7.6.2.4 Low-Pass Filter Coefficient B1 (LPF\_B1) Registers*

## Not bit-addressable

These registers store the B1 coefficient value for the 1st order Butterworth low-pass IIR filter. The low-pass filter can be programmed with a cut-off frequency from 0.5 to 4 kHz. The specific values to program into these registers for each cut-off frequency are listed in [Table 9](#page-34-0).

#### **7.6.2.4.1 Low-Pass Filter Coefficient B1 MSB Register (offset = 0xA1) [reset = 0]**

## **Figure 76. Low-Pass Filter Coefficient B1 MSB (LPF\_B1\_MSB) Register**



## **Table 56. LPF\_B1\_MSB Register Field Descriptions**



#### **7.6.2.4.2 Low-Pass Filter Coefficient B1 LSB Register (offset = 0xA2) [reset = 0]**

## **Figure 77. Low-Pass Filter Coefficient B1 LSB (LPF\_B1\_LSB) Register**



#### **Table 57. LPF\_B1\_LSB Register Field Descriptions**





# *7.6.2.5 Low-Pass Filter Coefficient A2 (LPF\_A2) Registers*

#### Not bit-addressable

These registers store the A2 coefficient value for the 1st order Butterworth low-pass IIR filter. The low-pass filter can be programmed with a cut-off frequency from 0.5 to 4 kHz. The specific values to program into these registers for each cut-off frequency are listed in [Table 9](#page-34-0).

## **7.6.2.5.1 Low-Pass Filter Coefficient A2 MSB Register (offset = 0xA3) [reset = 0]**

## **Figure 78. Low-Pass Filter Coefficient A2 MSB (LPF\_A2\_MSB) Register**



## **Table 58. LPF\_A2\_MSB Register Field Descriptions**



#### **7.6.2.5.2 Low-Pass Filter Coefficient A2 LSB Register (offset = 0xA4) [reset = 0]**

## **Figure 79. Low-Pass Filter Coefficient A2 LSB (LPF\_A2\_LSB) Register**



#### **Table 59. LPF\_A2\_LSB Register Field Descriptions**





# *7.6.2.6 Downsample Register (offset = 0xA5) [reset = 0]*

## Not bit-addressable.

This register sets the downsample rate in the datapath. If the low-pass filter is needed, then the downsampling rate must be set between 25 and 50. If the low-pass filter is not needed, then the DOWNSAMPLE register must be set between 1 and 63.

#### **Figure 80. Downsample (DOWNSAMPLE) Register**



## **Table 60. DOWNSAMPLE Register Field Descriptions**



## *7.6.2.7 BURST ON A Duration (ON\_A) Registers*

## Not bit-addressable

The ON A register sets the duration that OUTA is held high during one burst. To generate a square wave of a particular frequency  $(f_{burst})$ :

ON  $A = \text{dec2hex}(F_{\text{OSC}} / f_{\text{burst}} / 2)$  (5)

The resolution is 62.5 ns.

## **7.6.2.7.1 BURST ON A Duration MSB Register (offset = 0xA6) [reset = 0]**

## **Figure 81. BURST ON A Duration MSB (ONA\_MSB) Register**



#### **Table 61. ONA\_MSB Register Field Descriptions**



**STRUMENTS** 

**XAS** 

## **7.6.2.7.2 BURST ON A Duration LSB Register (offset = 0xA7) [reset = 0]**



**Figure 82. BURST ON A Duration LSB (ONA\_LSB) Register**

# **Bit** Field Type Reset Description 7-0 | ONA[7:0] | R/W | 0

# *7.6.2.8 BURST OFFA Duration (OFF\_A) Register*

Not bit-addressable

The OFF\_A register sets the duration that OUTA is held low during one bust. To generate a square wave of a particular frequency, set OFF\_A = ON\_A. The resolution is 62.5 ns.

## **7.6.2.8.1 BURST OFFA Duration MSB Register (offset = 0xA9) [reset = 0]**

## **Figure 83. BURST OFFA Duration MSB (OFFA\_MSB) Register**



#### **Table 63. OFFA\_MSB Register Field Descriptions**



#### **7.6.2.8.2 BURST OFFA Duration LSB Register (offset = 0xAA) [reset = 0]**

## **Figure 84. BURST OFFA Duration LSB (OFFA\_LSB) Register**



#### **Table 64. OFFA\_LSB Register Field Descriptions**





# *7.6.2.9 BURST ON B Duration (ON\_B) Registers*

## Not bit-addressable

The ON\_B register sets the duration that OUTB is held high during one burst. To generate a square wave of a particular frequency (f<sub>burst</sub>):

 $ON\_B = dec2hex(F<sub>OSC</sub> / f<sub>burst</sub> / 2)$  (6)

The resolution is 62.5 ns.

## **7.6.2.9.1 BURST ON B Duration MSB Register (offset = 0xAB) [reset = 0]**

## **Figure 85. BURST ON B Duration MSB (ONB\_MSB) Register**



## **Table 65. ONB\_MSB Register Field Descriptions**



## **7.6.2.9.2 BURST ON B Duration LSB Register (offset = 0xAC) [reset = 0]**

## **Figure 86. BURST ON B Duration LSB (ONB\_LSB) Register**



#### **Table 66. ONB\_LSB Register Field Descriptions**



# *7.6.2.10 BURST OFF B Duration (OFF\_B) Register*

Not bit-addressable

The OFF\_B register sets the duration that OUTB is held low during one bust. To generate a square wave of a particular frequency, set OFF\_B = ON\_B. The resolution is 62.5 ns.

#### **7.6.2.10.1 BURST OFF B Duration MSB Register (offset = 0xAD) [reset = 0]**

#### **Figure 87. BURST OFF B Duration MSB (OFFB\_MSB) Register**



## **Table 67. OFFB\_MSB Register Field Descriptions**



Copyright © 2012–2016, Texas Instruments Incorporated *[Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLDS185D&partnum=PGA450-Q1)*

**ISTRUMENTS** 

**EXAS** 

## **7.6.2.10.2 BURST OFF B Duration LSB Register (offset = 0xAE) [reset = 0]**



## **Figure 88. BURST OFF B Duration LSB (OFFB\_LSB) Register**

# *7.6.2.11 Pulse Count A Register (offset = 0xAF) [reset = 0]*

Not bit-addressable

The PULSE\_CNTA register sets the number of pulses that occur on OUTA when a burst is initiated. The number of pulses can be set from 0 to 63.

## **Figure 89. Pulse Count A (PULSE\_CNTA) Register**



# **Table 69. PULSE\_CNTA Register Field Descriptions**





# *7.6.2.12 Pulse Count B Register (offset = 0xB1) [reset = 0]*

## Not bit-addressable

The PULSE\_CNTB register sets the number of pulses that occur on OUTB when a burst is initiated. The number of pulses can be set from 0 to 63.

#### **Figure 90. Pulse Count B (PULSE\_CNTB) Register**



## **Table 70. PULSE\_CNTB Register Field Descriptions**



## *7.6.2.13 Deadtime Register (offset = 0xB2) [reset = 0]*

#### Not bit-addressable

The deadtime is the time both OUTA and OUTB are held low before one or the other turns on. This time is shaved off of the end of the time set in the ON\_A and ON\_B registers.

 $DEADTIME = F<sub>OSC</sub> \times t<sub>deadtime</sub>$  (7)

The resolution is 62.5 ns .

# **Figure 91. Deadtime (DEADTIME) Register**



## **Table 71. DEADTIME Register Field Descriptions**



# *7.6.2.14 Burst Mode Register (offset = 0xB3) [reset = 0]*

# Not bit-addressable

The BURST\_MODE register selects from five possible burst configurations. See [Table 4](#page-19-0) for additional detail.

# **Figure 92. Burst Mode (BURST\_MODE) Register**



# **Table 72. BURST\_MODE Register Field Descriptions**

<span id="page-93-0"></span>

## **Table 73. Burst Mode Bit Configurations**



# *7.6.2.15 Temperature Sensor Register (offset = 0xB4) [reset = 0]*

Not bit-addressable

## **Figure 93. Temperature Sensor (TEMP\_SENS) Register**



## **Table 74. TEMP\_SENS Register Field Descriptions**





## *7.6.2.16 Saturation Deglitch Time Register (offset = 0xB5) [reset = 0]*

## Not bit-addressable

The saturation deglitch timer begins when the voltage envelope at the LIM pin drops below a value set in the SAT\_CTRL register. When the deglitch timer is finished, the SAT\_DONE bit in the STATUS2 register is set to 1, then the time because SAT\_EN was set to 1 is captured into the SAT\_TIME register. Further details about this process can be found in the *[Transducer Saturation Time](#page-36-0)* section.

## $SAT\_DEGLITCH = t_{degilich}/2 \mu s$  (8)

## **Figure 94. Saturation Deglitch Time (SAT\_DEGLITCH) Register**



## **Table 75. SAT\_DEGLITCH Register Field Descriptions**



# *7.6.2.17 Saturation Time Capture Register (offset = 0xB6) [reset = 0]*

#### Not bit-addressable

The saturation timer starts when SAT\_EN is set to 1 (coincident with the start of a burst). The value of the timer is captured into the SAT\_TIME register when the saturation deglitch timer reaches its programmed value (set in the SAT\_DELGLITCH register). The saturation deglitch timer does not begin until after the voltage envelope at the LIM pin drops below the value programmed by the SAT\_CTRL register.  $t_{sat} = SAT$  TIME  $\times$  16 µs (9)

## **Figure 95. Saturation Time Capture (SAT\_TIME) Register**



#### **Table 76. SAT\_TIME Register Field Descriptions**





# *7.6.2.18 Control 1 Register (offset = 0xB7) [reset = 0]*

## Not bit-addressable

The SAT\_SEL0 and SAT\_SEL1 bits set the threshold level for the voltage envelope at the LIM pin. When the envelope at the LIM pin drops below the threshold, the saturation deglitch timer starts.

The LNA\_GAIN0 and LNA\_GAIN1 bits configure the gain of the LNA as shown in [Table 78](#page-95-0).

LS\_FAULT\_LOGIC\_EN enables the low-side FET diagnostics. A fault is detected if both the  $V_{GS}$  and  $V_{DS}$ voltages on the LS FET remain above 2.5 V for either 1 µs or 2 µs (selectable through the LS\_FAULT\_TIMER\_SEL bit). See the *[Diagnostics](#page-57-0)* section for additional information.

#### **Figure 96. Control 1 (CONTROL\_1) Register**



## **Table 77. CONTROL\_1 Register Field Descriptions**



## **Table 78. SAT\_SELx Bit Configuration**

<span id="page-95-0"></span>

#### **Table 79. LNA\_GAINx Bit Configuration**

<span id="page-95-1"></span>



## *7.6.2.19 Blanking Timer Register (offset = 0xB9) [reset = 0]*

#### Not bit-addressable

The blanking time is how long after echo processing is enabled before the FIFO starts filling up. Echo processing is enabled when ECHO  $EN = 1$ , which is when the blanking timer starts. Typically this is set concurrently with the start of a burst. See the *[Datapath Activation and Blanking Timer](#page-35-0)* section for additional information.

BLANKING TIMER =  $t_{\text{blanking}} / 16 \mu s$  (10)

# **Figure 97. Blanking Timer (BLANKING\_TIMER) Register**



## **Table 80. BLANKING\_TIMER Register Field Descriptions**



# *7.6.2.20 Free Running Timer (FRT) Registers*

#### Not bit-addressable

The FRT register is a shadow of the free running timer. The current value of the free running timer is copied into the FRT register when a 1 is written to the CAP\_FR\_TMR bit in the EN\_CTRL register. The resolution of the register is 1 µs. See the *[Free-Running Timer](#page-39-0)* section for additional information.

#### **7.6.2.20.1 Free Running Timer MSB Registers (offset = 0xBA) [reset = 0]**

#### **Figure 98. Free Running Timer MSB (FRT\_MSB) Registers**



#### **Table 81. FRT\_MSB Register Field Descriptions**



## **7.6.2.20.2 Free Running Timer LSB Registers (offset = 0xBB) [reset = 0]**

## **Figure 99. Free Running Timer LSB (FRT\_LSB) Registers**



# **Table 82. FRT\_LSB Register Field Descriptions**





# *7.6.2.21 GPIO Control Register (offset = 0xBC) [reset = 0]*

## Not bit-addressable

The two GPIOs and TX pin can be configured in strong or weak pullup mode. The MICRO LIN TX bit controls the MUX that determines whether the LIN TX signal is controlled by P2.3 in the 8051W or the embedded LIN slave or buffered SCI protocol. See [Figure 39](#page-55-0).

## **Figure 100. GPIO Control (GPIO\_CTRL) Register**



## **Table 83. GPIO\_CTRL Register Field Descriptions**



## **Table 84. GPIO2\_CONFIGx Bit Configuration**

<span id="page-97-0"></span>

## **Table 85. GPIO1\_CONFIGx Bit Configuration**

<span id="page-97-1"></span>



## *7.6.2.22 Clock Select Register (offset = 0xBD) [reset = 0]*

#### Not bit-addressable

This register controls the MUX that determines the source of the system clock. See the *[Clock](#page-16-0)* section for additional information.

## **Figure 101. Clock Select (CLK\_SEL) Register**



#### **Table 86. CLK\_SEL Register Field Descriptions**



## **Table 87. CLK\_SELx Bit Configurations**

<span id="page-98-0"></span>

## *7.6.2.23 Watchdog Enable Register (offset = 0xBE) [reset = 0]*

#### Not bit-addressable

The oscillator watchdog resets the 8051W core if the main oscillator or external crystal oscillator falls outside the valid range. The software watchdog must be serviced by software every 250ms or it will reset the 8051W core. Both of these watchdogs can be enabled or disabled with this register. See the *[Main Oscillator Watchdog](#page-59-0)* section for additional information on both of these watchdogs.

#### **Figure 102. Watchdog Enable (WD\_EN) Register**



#### **Table 88. WD\_EN Register Field Descriptions**



# *7.6.2.24 LIN/SCI Select Register (offset = 0xBF) [reset = 0]*

#### Not bit-addressable

The LIN\_SCI bit selects between using the embedded LIN2.1 slave protocol or SCI buffered mode. SCI buffered mode can transmit or receive 8 bytes of data, beyond that the communication protocol is determined by what is programmed in the 8051W software. See the *[LIN 2.1 Slave and Buffered SCI](#page-44-0)* section for additional information.

## **Figure 103. LIN/SCI Select (LIN\_SCI) Register**



## **Table 89. LIN\_SCI Register Field Descriptions**



## *7.6.2.25 EEPROM Control Register (offset = 0xC0) [reset = 0]*

#### Bit-addressable

The RELOAD bit in this register copies the contents of the EEPROM into the EEPROM cahce. The WRITE bit programs the EEPROM with the values stored in the EEPROM cache. Programming starts when the WRITE bit is set to 1. The WRITe bit reamins at 1 until the programming is completed, at which point it drops back to 0. See the *[EEPROM Memory Organization](#page-43-0)* section for additional information.

#### **Figure 104. EEPROM Control (EE\_CTRL) Register**



## **Table 90. EE\_CTRL Register Field Descriptions**





# *7.6.2.26 Status 1 (STATUS1) Register (offset = 0xC1) [reset = 0]*

#### Not bit-addressable

This register stores power-block diagnostic information as well as information about self-tests. For more information see the *[Diagnostics](#page-57-0)* section and the *[Internal ASIC TRIM Validity](#page-61-0)* for the trim test and the FIFO RAM test.

## **Figure 105. Status 1 (STATUS1) Register**



## **Table 91. STATUS1 Register Field Descriptions**





# *7.6.2.27 Status 2 Register (offset = 0xC2) [reset = 0]*

#### Not bit-addressable

The VREG\_RDY bit is set to 1 when the VREG pin is close to the programmed voltage. The VREG pin should be ready before starting a burst. After the burst is completed, the SAT\_DONE bit indicates when the voltage envelope at the LIM pin has decreased to below the programmed saturation threshold. The time that this takes is stored in the SAT\_TIME register.

The WD\_TO\_SW and WD\_TO\_OSC bits indicate the status of the software and oscillator watchdogs. Note that both watchdogs must be enabled in the WD EN register to use.

The LSA\_FLT and LSB\_FLT bits are diagnostic flags for the low-side FET drivers which protect the FETs from sinking excessive currents. This diagnostic must be enabled in the LS\_FAULT\_LOGIC\_EN bit in CONTROL\_1 register before use.



**Figure 106. Status 2 (STATUS2) Register**



# **Table 92. STATUS2 Register Field Descriptions**



## *7.6.2.28 Power Mode Register (offset = 0xC3) [reset = 0]*

#### Not bit-addressable

The ACTIVE EN bit enables the support circtuitry related to burst generation and echo processing. This bit must be set before enabling burst generation or echo processing (both enabled in the EN\_CTRL register).

The VREG\_EN bit enables a 100-mA current source to charge an external capacitor. This can then be used to drive the primary of a trasformer. The VREG voltage can be controlled through the VREG\_SEL register. See the *[VREG](#page-15-0)* section for additional information.

## **Figure 107. Power Mode (PWR\_MODE) Register**



## **Table 93. PWR\_MODE Register Field Descriptions**



# *7.6.2.29 Datapath and SCI Control Register (offset = 0xC4) [reset = 0]*

Not bit-addressable

This register controls what is loaded into the FIFO RAM. By default, the FIFO is loaded with the digital datapath output, but the FIFO\_ADC gives the option of bypassing the datapath altogether and loading the FIFO directly from the ADC. The FIFO PEAKDET bit determines whether or not the low-pass filter is used in the digital datapath.

The SCI TX EN bit is used while transmitting through SCI. See the *[SCI Buffered Mode](#page-51-0)* section for additional information on SCI communication procedures.

## **Figure 108. Datapath and SCI Control (DP\_SCI\_CTRL) Register**



## **Table 94. DP\_SCI\_CTRL Register Field Descriptions**



# *7.6.2.30 FIFO Control Register (offset = 0xC5) [reset = ]*

## Not bit-addressable

The digital datapath has a resolution of 12 bits; however, to conserve space in the FIFO RAM, there are several options about how to store the data from the datapath into the FIFO. All 12 bits can be stored, which effectively halves the number of data points that can be stored in the FIFO. The other three options include the lower eight bits, the upper eight bits, and the middle eight bits. The lower and middle eight bit options also include a saturation check. If there is an overflow, then 0xFF is stored instead of what the lower or middle eight bits actually was.

If FIFO rollover mode is enabled, then the FIFO write pointer will roll over to 0 after all 768 bytes in the FIFO have been written to. After the write pointer rolls over, the FIFO RAM will continue to fill with samples from the digital datapath.







#### **Table 95. FIFO\_CTRL Register Field Descriptions**

## **Table 96. FMODEx Bit Configuration**

<span id="page-103-0"></span>



## *7.6.2.31 Enable Control Register (offset = 0xC8) [reset = 0]*

## Bit Addressable

The EN\_CTRL register is used to initiate a distance measurement. BURST\_X\_EN enables a burst on the lowside drivers, ECHO, EN starts to fill the FIFO with data from the digital datapath, SAT, EN triggers a saturation measurement for diagnostic purposes, and CAP\_FR\_TMR captures the free running timer to the free running timer shadow register. These can all be triggered at the same time or individually depending on the application.

## **Figure 110. Enable Control (EN\_CTRL) Register**



## **Table 97. EN\_CTRL Register Field Descriptions**



## *7.6.2.32 LIN/SCI Rx Data (RX\_DATAx) Register (offset = 0xC9 to 0xD1) [reset = 0]*

## Not bit-addressable

Received data from LIN/SCI is stored in the RX\_DATAx register. See the *[LIN 2.1 Slave and Buffered SCI](#page-44-0)* section for more information about LIN/SCI communication.

## **Figure 111. LIN/SCI Rx Data (RX\_DATAx) Register**



## **Table 98. RX\_DATAx Register Field Descriptions**



## *7.6.2.33 LIN PID Register (offset = 0xD2) [reset = 0]*

## Not bit-addressable

The LIN\_PID register is used to store the received PID frame from the most recent LIN message. This can be interpreted by the PGA450-Q1 application firmware to determine how to respond to the message. See the *[LIN](#page-44-0) [2.1 Slave and Buffered SCI](#page-44-0)* section for more information about LIN/SCI communication.

## **Figure 112. LIN PID (LIN\_PID) Register**

PID7	PID <sub>6</sub>	PID <sub>5</sub>	PID <sub>4</sub>	PID <sub>3</sub>	PID <sub>2</sub>	PID <sup>®</sup>	PID <sub>0</sub>
$R-0$		$R-0$	D C H-U	ר-	5-1.	D ט-ח	D C ש-⊓

**Table 99. LIN\_PID Register Field Descriptions**



# *7.6.2.34 LIN/SCI Tx Data Registers (offset = 0xD3 to 0xDA) [reset = 0]*

## Not bit-addressable

Data to be transmitted over LIN/SCI from the PGA450-Q1 must be programmed to the TX DATAx register before triggering a transmit message via the RX\_TX bit in the LIN\_CTRL register. The number of bytes transmitted is set by the DATA\_CNT register. See the *[LIN 2.1 Slave and Buffered SCI](#page-44-0)* section for more information about LIN/SCI communication.

## **Figure 113. LIN/SCI Tx Data (TX\_DATAx) Registers**









## **[PGA450-Q1](http://www.ti.com/product/pga450-q1?qgpn=pga450-q1) [www.ti.com](http://www.ti.com)** SLDS185D –MARCH 2012–REVISED JUNE 2016

# *7.6.2.35 LIN/SCI Data Count Register (offset = 0xDB) [reset = 0]*

## Not bit-addressable

The DATA\_CNT register determines how many bytes of data will be sent from the TX\_DATAx register when a LIN/SCI transmit is initiated. When in SCI mode, the minimum DATA\_CNT should be. In both LIN and SCI mode, the maximum value of DATA\_CNT should be 8. See the *[LIN 2.1 Slave and Buffered SCI](#page-44-0)* section for more information about LIN/SCI communication.

## **Figure 114. LIN/SCI Data Count (DATA\_CNT) Register**



#### **Table 101. DATA\_CNT Register Field Descriptions**



# *7.6.2.36 LIN Configuration Register (offset = 0xDC) [reset = 0x40]*

Not bit-addressable

The LIN\_CFG register sets the checksum type used and LIN diagnostics used. See the *[LIN 2.1 Slave and](#page-44-0) [Buffered SCI](#page-44-0)* section for more information about LIN/SCI communication.

#### **Figure 115. LIN Configuration (LIN\_CFG) Register**



## **Table 102. LIN\_CFG Register Field Descriptions**



Copyright © 2012–2016, Texas Instruments Incorporated *[Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLDS185D&partnum=PGA450-Q1)*

# *7.6.2.37 LIN Control Register (offset = 0xDD) [reset = 0]*

#### Not bit-addressable

The RX TX bit initiates a receive or transmit for LIN or SC depending on the mode currently chosen by the LIN\_SCI register. See the *[LIN 2.1 Slave and Buffered SCI](#page-44-0)* section for more information about LIN/SCI communication.

## **Figure 116. LIN Control (LIN\_CTRL) Register**



## **Table 103. LIN\_CTRL Register Field Descriptions**



# *7.6.2.38 LIN STATUS Register (offset = 0xDE) [reset = 0]*

Not bit-addressable

The LIN\_STATUS register holds the LIN diagnostics, parity, and checksum information. See the *[LIN 2.1 Slave](#page-44-0) [and Buffered SCI](#page-44-0)* section for more information about LIN/SCI communication.

## **Figure 117. LIN STATUS (LIN\_STATUS) Register**



# **Table 104. LIN\_STATUS Register Field Descriptions**




### *7.6.2.39 FIFO Pointer (FIFO\_POINTER) Registers*

#### Not bit-addressable

The FIFO pointer registers indicate the current location in the FIFO RAM read to be written to once a sample is available from the digital datapath. By checking the current status of the FIFO pointer in the PGA450-Q1 application firmware, the user can ensure that the algorithm processing the echo data in the FIFO does not surpass the valid available data.

#### **7.6.2.39.1 FIFO Pointer MSB Register (offset = 0xDF) [reset = 0]**

#### **Figure 118. FIFO Pointer MSB (FIFO\_POINTER\_MSB) Register**



#### **Table 105. FIFO\_POINTER\_MSB Register Field Descriptions**



#### **7.6.2.39.2 FIFO Pointer LSB Register (offset = 0xE1) [reset = 0]**

#### **Figure 119. FIFO Pointer LSB (FIFO\_POINTER\_LSB) Register**





#### *7.6.2.40 VREG Select Register (offset = 0xE2) [reset = 0]*

#### Bit-addressable

The VREG SEL register dermines what voltage VREG will be regulated to when enabled. Note that VPWR must be at least  $\overline{2}$  V greater than the selected VREG voltage to ensure proper VREG regulation.

#### **Figure 120. VREG Select (VREG\_SEL) Register**



#### **Table 107. VREG\_SEL Register Field Descriptions**



#### **Table 108. VREG\_SELx Bit Configuration**

<span id="page-110-0"></span>



#### *7.6.2.41 Sync Count (SYNC\_COUNT) Registers*

#### Not bit-addressable

The SYNC\_COUNT register can be used to determine the success of a LIN sync operation. This register stores the measured width of the LIN sync field. See the *[Clock Synchronizer Using the SYNC Field in the LIN Bus](#page-17-0)* section for more details.

#### **7.6.2.41.1 Sync Count MSB Register (offset = 0xE3) [reset = 0]**

#### **Figure 121. Sync Count MSB (SYNC\_COUNT\_MSB) Register**



#### **Table 109. SYNC\_COUNT\_MSB Register Field Descriptions**



#### **7.6.2.41.2 Sync Count LSB Register (offset = 0xE4) [reset = 0]**

## **Figure 122. Sync Count LSB (SYNC\_COUNT\_LSB) Register**



#### **Table 110. SYNC\_COUNT\_LSB Register Field Descriptions**





#### *7.6.2.42 TEMP/DAC Control Register (offset = 0xE5) [reset = 0]*

Bit-addressable

#### **Figure 123. TEMP/DAC Control (TEMP\_DAC\_CTRL) Register**



#### **Table 111. TEMP\_DAC\_CTRL Register Field Descriptions**



#### *7.6.2.43 Oscillator Sync Control Register (offset = 0xE6) [reset = 0]*

#### Bit-addressable

The OSx bits determine how much of an oscillator frequency shift is implemented. This can be determined from the LIN synchronization algorithm or directly from the 8051W application code. See [Table 3](#page-17-1) for details on what frequency shifts are implemented from the OSx bits.

#### **Figure 124. Oscillator Sync Control (OSC\_SYNC\_CTRL) Register**



#### **Table 112. OSC\_SYNC\_CTRL Register Field Descriptions**





#### **7.6.3 TEST Registers**

#### *7.6.3.1 ANALOG Test MUX Register (offset = 0xE9) [reset = 0]*

Not bit-addressable

The AMUX register determines what the output of the DACO pin is. Both options for the DAC output are intended for development purposes as they provide ways to view the echo signal on an oscilloscope before and after the digital datapath.

#### **Figure 125. ANALOG Test MUX (AMUX) Register**





## **Table 114. AMUX3:0 Bit Configuration**

<span id="page-113-0"></span>



# *7.6.3.2 DIGITAL Test MUX Register (offset = 0xEA) [reset = 0]*

Not bit-addressable

#### **Figure 126. DIGITAL Test MUX (DMUX) Register**



#### **Table 115. DMUX Register Field Descriptions**



#### **Table 116. DMUX4:0 Bit Configuration**

<span id="page-114-0"></span>

## **8 Application and Implementation**

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### **8.1 Application Information**

The PGA450-Q1 must be paired with an external transducer. The PGA450-Q1 drives the transducer and then filters and processes the returned echo signal sensed by the transducer. The transducer should be chosen based on the resonant frequency, input voltage requirements, sensitivity, beam pattern, and decay time. The PGA450-Q1 meets most transducer requirements by adjusting the driving frequency, driving voltage, and bandpass center frequency. The external transformer should be chosen to meet the input voltage requirements of the transducer and to have a high-enough saturation current.

The interface options include LIN, SCI, UART, and SPI. The SPI must be used when programming the memory of the PGA450-Q1, but after that any of the other interfaces can be used for communication. After a distance measurement is initiated, the PGA450-Q1 can return the measured distance through a communication interface.

### **8.2 Typical Application**

In the typical application, the PGA450-Q1 is paired with one transducer which are located on one PCB as one sense node. Each PCB uses a three-wire interface, power, ground, and LIN. Multiple PCBs can be connected in parallel as shown in [Figure 127](#page-116-0). If a different communication method is used, then more wires may be needed.



# **Typical Application (continued)**



<span id="page-116-0"></span>**Figure 127. Typical Application Schematic**



## **Typical Application (continued)**

## **8.2.1 Design Parameters**

For this design example, use the following parameters:

- $t_{\text{transfer}} = 58$  kHz
- $V_{PWR} = 12 V$
- $d_{\text{min}} = 15$  cm
- $d_{\text{max}} = 5$  m

### **8.2.2 Detailed Design Procedure**

#### *8.2.2.1 Hardware*

The hardware design for the PGA450 consists of selecting a transducer and supporting passive components. When a transducer is selected, the next step in the design process is to select a transformer based on the characteristics of the transducer. [Figure 128](#page-117-0) shows the electrical model of the transducer. The secondary winding of the transformer should be selected to match the resonant frequency of the transducer. A tuning capacitor can be used to assist with this requirement.



**Figure 128. Transducer and Transformer Electrical Model**

$$
C_{\text{TUNE}} = \frac{C_{\text{T}} \times L_{\text{T}}}{L_{\text{SEC}}} - C_{\text{PT}}
$$
\n(11)

<span id="page-117-0"></span>The low-side drivers force a voltage across the transducers equal to the VREG voltage. Either low-side driver can be used with a single-ended transformer or a center-tapped transformer can be used with both low-side drivers for push-pull mode. Single-ended mode causes the voltage on the secondary side of the windings to be approximately the turn ratio multiplied by the VREG voltage. Push-pull mode doubles the voltage. Select the transformer, the value of VREG, and circuit configuration based on the  $V_{PP}$  value of the transducer. Also consider that as current is pulled from the VREG capacitor, the voltage at the VREG pin will droop. Finally, ensure that the transformer saturation current is sufficient.

### *8.2.2.2 Firmware*

The PGA450-Q1 must be programmed to work with the selected transducer and can be optimized for the desired range. For this example, two different firmware settings will be used: one to optimize short-distance detection and one to optimize long-distance detection. Program the registers listed in [Table 117](#page-118-0) to program the device to work with the selected transducer.



### **Typical Application (continued)**



<span id="page-118-0"></span>

#### **8.2.2.2.1 Band-pass Filter Coefficients**

The bandpass filter coefficients are selected by referring to [Table 6](#page-22-0) and [Table 7](#page-23-0). A bandwidth of 4 kHz was selected for this example. A wider bandwidth can be used if the transducer center frequency has more variation or for applications that must pick up possible frequency shifts caused by movement or environmental conditions. A wider bandwidth corresponds to more noise, therefore, the smallest bandwidth that fits the application should be selected.

- $BPF_B1_MSB = 0x03$
- $BPF_B1_LSB = 0x2D$
- BPF\_A2\_MSB =  $0xEC$
- BPF\_A2\_LSB =  $0x3D$
- $BPF_A3_MSB = 0xF9$
- $BPF_A3$   $LSB = 0 \times A5$

#### **8.2.2.2.2 Downsample Rate**

With only 768 bytes available in the FIFO RAM, the downsample rate allows some flexibility for selecting how often samples are stored. A smaller downsample rate provides more resolution but the maximum distance stored will be shorter.

$$
DOWNSAMPLE_{MIN} = \frac{2 \times d_{max} \times f_s}{FIFO \times V_{sound}}
$$

where

- $d_{\text{max}}$  = maximum distance detection required of application.
- $f_s$  = ADC sampling frequency, 1 MHz.
- FIFO = FIFO RAM memory size, 768.
- $v_{\text{sound}}$  = speed of sound, through air at room temp = 343 m/s. (12)

 $\textsf{DOWNSAMPLE}_{\textsf{MIN}} = \frac{2\times5\;\textsf{m}\times1\;\textsf{MHz}}{768\times343\;\textsf{m/s}} = 38$  $=\frac{2\times 5 \text{ m} \times}{768\times 34}$ 

To add some margin, a downsampling rate of 40 was selected for this example, which is 0x28 in hexadecimal.

 $DOWNSAMPLE = 0x28$ 

#### **8.2.2.2.3 Low-Pass Filter Coefficients**

The low-pass filter coefficients are selected by referring to [Table 8.](#page-27-0) For this example, a cutoff frequency of 4 kHz is used. A smaller cutoff frequency can be used to further zoom in around the center frequency of the transducer; however, ensure to consider the transducer frequency variation across process and temperature.

- LPF  $B1$  MSB = 0x2D
- LPF  $B1$  LSB = 0x68
- LPF  $\overline{A2}$  MSB = 0x25
- LPF  $\overline{A2}$  LSB = 0x30

#### **8.2.2.2.4 Pulse Count**

Th pulse count sets the number of pulses driven by the low-side drivers per measurement burst. To optimize the minimum measurable distance, a small number of pulses should be used. To detect distances farther away, more pulses should be sent to maximize the sent signal strength.

- Short distance mode, 1 pulse:
- PULSE\_CNTA = 0x01
- Long distance mode, 16 pulses:
	- $-$  PULSE CNTA = 0x12

#### **8.2.2.2.5 Blanking Timer**

The blanking timer setting allows the user to delay when the FIFO RAM begins storing samples. Immediately after the transducer is excited, the signal is too large to extract useful information from. To maximize the efficiency of the data stored in the FIFO, the blanking timer can be used so that this initial saturated section of data is not stored. For this example, the blanking time was selected by first examining the resulting waveform when the blanking time was 0. From this, the saturated region can be observed. Set the blanking timer to remove most of this saturated region.

- Short distance mode, set to remove the saturated echo region from the echo data:
- $-$  BLANKING TIMER = 0x27
- Long distance mode, maximize blanking timer to increase maximum distance:
	- $-$  BLANKING TIMER = 0xFF

#### **8.2.2.2.6 FIFO Mode**

The digital datapath of the PGA450-Q1 is 12 bits; however, storing all 12 bits quickly uses up more of the 768 bytes of FIFO RAM which reduces the range of distances that can be measured. An alternative is to store only 8 bits in the FIFO RAM. Storing the lower 8 bits maximizes the resolution and is helpful for measuring long distances. For measuring short distances, minimizing the saturation time is important, therefore, the middle 8 bits can be used.

- Short distance mode, middle 8 bits are stored [10:3]
- $-$  FIFO CTRL = 0x07
- Long distance mode, lower 8 bits are stored:
	- $-$  FIFO CTRL = 0x06

### *8.2.2.3 OUT\_A and OUT\_B On and Off Times*

These on and off times dictate the driving frequency of the low-side drivers. Typically these times will match the center frequency of the transducer.

$$
OUT_A_ON = OUT_A_OFF = OUT_B_ON = OUT_B_OFF = \frac{F_{OSC}}{2 \times f_{\text{transform}}}
$$
 = 0x8A (14)

**NSTRUMENTS** 

**EXAS** 



#### **8.2.3 Application Curves**

These application curves show the results of using the settings derived above to measure a 1-m tall, 76-mm wide PVC pipe at various distances. Several runs are plotted on top of each other. The y-axis shows the signal strength of the returned signal and the x-axis shows the distance. To determine where the object is located, a threshold can be used to compare the amplitude of the echo data at each FIFO memory location. When the incoming data surpasses the threshold, the PGA450-Q1 can flag that location as the measured distance. This threshold scheme must be programmed into the microcontroller of the PGA450-Q1.



## **9 Power Supply Recommendations**

The PGA450-Q1 can operate from a 7- to 18-V power supply. The device can be connected directly to a battery through a reverse battery-protection diode. The ramp-down rate of the power supply must be faster than 1V/ms so that the AVDD UV flag remains valid. Read SLDA028 for a full description of this requirement.

The VREG pin can be programmed to regulate from 4.7 to 8.4 V. The VPWR supply voltage must be 2-V greater than the VREG voltage to ensure proper regulation.

## **10 Layout**

### **10.1 Layout Guidelines**

The grounding scheme of the PGA450-Q1 must be planned to reduce noise interference. In particular, the transducer and supporting circuitry should each have a ground plane connected to the main ground at one point. The LIN line should have a separate ground as well which should also be connected to the main ground at one point. This separate ground for LIN is only necessary if a capacitor from the LIN pin to ground is put on the PGA450 PCB. The third grounding network should include everything else, including the power ground.

The PCB trace should go from the LIN pin to the PCB connector in as direct a route as possible to reduce any possible noise interference. The most noise-sensitive portion of the application circuit is from the transducer to the IN and LIM pins. This layout should be as direct as possible and should avoid crossing any noisy signal paths.



## **10.2 Layout Example**



**Figure 131. PGA450-Q1 Layout Example**



## **11 Device and Documentation Support**

## **11.1 Documentation Support**

### **11.1.1 Related Documentation**

For related documentation see the following:

- *Automatic Slave Node Position Detection (SNPD)*, [SLDA038](http://www.ti.com/lit/pdf/SLDA038)
- *LIN Demonstration Using PGA450Q1EVM Firmware Rev 2.1*, [SLDA035](http://www.ti.com/lit/pdf/SLDA035)
- *Optimizing Performance of the PGA450-Q1*, [SLDA037](http://www.ti.com/lit/pdf/SLDA037)
- *PGA450-Q1 EVM User's Guide*, [SLDU007](http://www.ti.com/lit/pdf/SLDU007)
- *PGA450Q1EVM-S User's Guide and TIDA-00151 UART Demo Instructional*, [SLDU019](http://www.ti.com/lit/pdf/SLDU019)
- *PGA450-Q1 Reset Issue During VPWR Ramp Down*, [SLDA028](http://www.ti.com/lit/pdf/SLDA028)

### **11.2 Community Resource**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of](http://www.ti.com/corp/docs/legal/termsofuse.shtml) [Use.](http://www.ti.com/corp/docs/legal/termsofuse.shtml)

**[TI E2E™ Online Community](http://e2e.ti.com)** *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**[Design Support](http://support.ti.com/)** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### **11.3 Trademarks**

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

## **11.4 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## **11.5 Glossary**

[SLYZ022](http://www.ti.com/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## **12 Mechanical, Packaging, and Orderable Information**

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 10-Dec-2020

# **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



This drawing is subject to change without notice. **B.** 

 $\hat{\mathbb{C}}$  Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

 $\hat{\mathbb{D}}$  Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



# **LAND PATTERN DATA**



NOTES: All linear dimensions are in millimeters. A.

- B. This drawing is subject to change without notice.<br>C. Publication IPC-7351 is recommended for alternate design.
- 
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html\)](http://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](http://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated