# transphorm

# **TPH3206PS**

# 600V Cascode GaN FET in TO-220 (source tab)

Not recommended for new designs—see TPH3206PSB

## Description

The TPH3206PS 600V,  $150m\Omega$  gallium nitride (GaN) FET is a normally-off device. Transphorm GaN FETs offer better efficiency through lower gate charge, faster switching speeds, and smaller reverse recovery charge, delivering significant advantages over traditional silicon (Si) devices.


Transphorm is a leading-edge wide band gap supplier with world-class innovation and a portfolio of fully-qualified GaN transistors that enables increased performance and reduced overall system size and cost.

#### **Related Literature**

- AN0009: Recommended External Circuitry for GaN FETs
- <u>AN0003</u>: Printed Circuit Board Layout and Probing

#### **Ordering Information**

Part Number	Package	Package Configuration	
TPH3206PS	3 Lead T0-220	Common Source	



#### Features

- Easy to drive—compatible with standard gate drivers
- Low conduction and switching losses
- Low Qrr of 54nC-no free-wheeling diode required
- GSD pin layout improves high speed design
- JEDEC-qualified GaN technology
- RoHS compliant and Halogen-free

#### **Benefits**

- · Increased efficiency through fast switching
- Increased power density
- Reduced system size and weight
- Enables more efficient topologies—easy to implement bridgeless totem-pole designs
- Lower BOM cost


#### Applications

- Renewable energy
- Industrial
- Automotive
- Telecom and datacom
- Servo motors

#### **Key Specifications**

V <sub>DS</sub> (V) min	600
V <sub>TDS</sub> (V) max	750
$R_{DS(on)}(m\Omega)$ max*	180
Q <sub>rr</sub> (nC) typ	54
Qg (nC) typ	6

\* Dynamic R<sub>DS(on)</sub>



**Cascode Device Structure** 

# Absolute Maximum Ratings (Tc=25 °C unless otherwise stated)

Symbol	Param	eter	Limit Value	Unit
I <sub>D25°C</sub>	Continuous drain current @To	;=25°C ª	17	A
ID100°C	Continuous drain current @To	=100°C ª	12	A
I <sub>DM</sub>	Pulsed drain current (pulse w	idth: 100µs)	60	A
V <sub>DSS</sub>	Drain to source voltage		600	V
V <sub>TDS</sub>	Transient drain to source voltage <sup>b</sup>		750	V
V <sub>GSS</sub>	Gate to source voltage		±18	V
P <sub>D25°C</sub>	Maximum power dissipation	Maximum power dissipation		W
Tc	Operating temperature	perating temperature Case Junction		°C
TJ				°C
Ts	Storage temperature	Storage temperature		°C
T <sub>CSOLD</sub>	Soldering peak temperature °		260	°C

## **Thermal Resistance**

Symbol	Parameter	Typical	Unit
R <sub>0JC</sub>	Junction-to-case	1.55	°C/W
R <sub>ØJA</sub>	Junction-to-ambient	62	°C/W

Notes:

For high current operation, see application note AN0009 In off-state, spike duty cycle D<0.1, spike duration <1µs a.

b.

For 10 sec., 1.6mm from the case c.

# Electrical Parameters (Tc=25 °C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Forward	Device Characteristics						
V <sub>DSS-MAX</sub>	Maximum drain-source voltage	600	_	-	V	V <sub>GS</sub> =0V	
$V_{\text{GS(th)}}$	Gate threshold voltage	1.65	2.1	2.6	V	$V_{DS}=V_{GS}$ , $I_D=500\mu A$	
	Drain-source on-resistance (T_=25°C) a	_	150	180		V <sub>GS</sub> =8V, I <sub>D</sub> =11A, T <sub>J</sub> =25°C	
$R_{DS(on)}$	Drain-source on-resistance (T_=175°C) a	_	340	_	mΩ	V <sub>GS</sub> =8V, I <sub>D</sub> =11A, T <sub>J</sub> =175°C	
I <sub>DSS</sub>	Drain-to-source leakage current (Tj=25°C)	_	2.5	30	μA	V <sub>DS</sub> =600V, V <sub>GS</sub> =0V, T <sub>J</sub> =25°C	
1000	Drain-to-source leakage current (Tj=150°C)	—	8	-	p/ 1	V <sub>DS</sub> =600V, V <sub>GS</sub> =0V, T <sub>J</sub> =150°C	
	Gate-to-source forward leakage current	—	_	100	54	V <sub>GS</sub> =18V	
I <sub>GSS</sub>	Gate-to-source reverse leakage current	_	_	-100	nA	V <sub>GS</sub> =-18V	
CISS	Input capacitance	_	760	_			
Coss	Output capacitance		44	_	pF	V <sub>GS</sub> =0V, V <sub>DS</sub> =480V, <i>f</i> =1MHz	
C <sub>RSS</sub>	Reverse transfer capacitance	_	5	-			
C <sub>O(er)</sub>	Output capacitance, energy related <sup>b</sup>	_	64	-	pF		
C <sub>O(tr)</sub>	Output capacitance, time related °	_	105	-	рг	$V_{GS}$ =0V, $V_{DS}$ =0V to 480V	
Qg	Total gate charge d	_	6.2	9.3			
Qgs	Gate-source charge	_	2.1	-	nC	$V_{DS}$ =100V, $V_{GS}$ =0V to 4.5V, $I_{D}$ =11A	
$\mathbf{Q}_{gd}$	Gate-drain charge	_	2.2	_			
t <sub>d(on)</sub>	Turn-on delay	—	6	-			
tr	Rise time	_	4.5	-	ns	$V_{DS}$ =480V, $V_{GS}$ =0V to 10V,	
$T_{d(off)}$	Turn-off delay	_	9.7	_	115	$I_D$ =11A, $R_G$ =2 $\Omega$	
t <sub>f</sub>	Fall time	_	4	-			
Reverse	Device Characteristics						
ls	Reverse current	_	_	12	A	V <sub>GS</sub> =0V, T <sub>C</sub> =100°C, ≤50% Duty Cycle	
V <sub>SD</sub> Rever		_	2.6	_	V	V <sub>GS</sub> =0V, I <sub>S</sub> =12A, T <sub>J</sub> =25°C	
	Reverse voltage <sup>a</sup>	_	4.6	_		V <sub>GS</sub> =0V, I <sub>S</sub> =12A, T <sub>J</sub> =175°C	
		_	1.8	_		V <sub>GS</sub> =0V, I <sub>S</sub> =6A, T <sub>J</sub> =25°C	
trr	Reverse recovery time	_	17	_	ns	I <sub>S</sub> =11A, V <sub>DD</sub> =400V,	
Q <sub>rr</sub>	Reverse recovery charge	_	54	_	nC	di/dt=2000A/µs, TJ=25°C	


Notes:


a. Dynamic value


Equivalent capacitance to give same stored energy from OV to 480V Equivalent capacitance to give same charging time from OV to 480V b.

с.

d.  $Q_g$  does not change for V<sub>DS</sub>>100V













Figure 2. Typical Output Characteristics T<sub>J</sub>=175°C Parameter: V<sub>GS</sub>



















Figure 9. Safe Operating Area Tc=25°C (calculated based on thermal limit)




Figure 10. Safe Operating Area Tc=80°C (calculated based on thermal limit)




Figure 11. Transient Thermal Resistance




Figure 12. Power Dissipation

# **Test Circuits and Waveforms**




Figure 13. Switching Time Test Circuit \*See app note AN0009 for methods to ensure clean switching




Figure 14. Switching Time Waveform




Figure 15. Test Circuit for Diode Characteristics





Figure 16. Diode Recovery Waveform

## Mechanical

# 3 Lead TO-220 (PS) Package

Pin 1: Gate; Pin 2: Source; Pin 3: Drain, Tab: Source



SYMBOL	MILLIMETERS			INCHES				
SYMBOL	MINIMUM	NOMINAL	MAXIMUM	MINIMUM	NOMINAL	MAXIMUM		
A	3.56	4.45	4.83	0.140	0.175	0.190		
A1	0.51	1.27	1.40	0.020	0.050	0.055		
A2	2.03	-	2.92	0.080	-	0.115		
b	0.38	-	1.01	0.015	-	0.040		
b1	0.38	-	0.97	0.015	-	0.038		
b2	1.14	-	1.78	0.045	7	0.070		
b3	1.14	1.27	1.73	0.045	0.050	0.068		
c	0.36	-	0.61	0.014	_ ==	0.024		
c1	0.36	0.38	0.58	0.014	0.015	0.022		
D	14.22	10 <del>10</del>	16.51	0.580	-	0.650		
D1	8.38	8.64	9.02	0.330	0.340	0.355		
D2	11.68	-	12.88	0.460		0.507		
Ε	9.65	10.19	10.67	0.380	0.401	0.420		
E1	6.86	-	8.89	0.270		0.350		
E2	-	-	0.76	24	-	0.030		
		2.54 BSC			0.100 BSC			
el		5.08 BSC			0.200 BS	.200 BSC		
H1	5.84	6.30	6.66	0.230	0.248	0.270		
L	12.70	14.05	14.73	0.500	0.553	0.580		
L1	-	-	6.35	-	-	0.250		
#P	3.54	3.84	4.08	0.139	0.151	0.161		
0	2.54	-	3.42	0.100	-	0.135		

#### NOTES:

1. DIMENSIONS D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 MM (0.005") PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREME OF THE PLASTIC BODY.

2. DIMENSIONS E2 & H1 DEFINE A ZONE WHERE STAMPING AND SINGULATION IRREGULARITIES ARE ALLOWED.

3. OUTLINE CONFORMS TO JEDEC TO-220AB.

# **Design Considerations**

The fast switching of GaN devices reduces current-voltage cross-over losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN Power</u> <u>Switches</u>. The table below provides some practical rules that should be followed during the evaluation.

## When Evaluating Transphorm GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of TO-220 or TO-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See AN0003: Printed Circuit Board Layout and Probing	

#### **Application Notes**

- <u>AN0002</u>: Characteristics of Transphorm GaN Power Switches
- AN0003: Printed Circuit Board Layout and Probing
- <u>AN0004</u>: Designing Hard-switched Bridges with GaN
- AN0008: Drain Voltage and Avalanche Ratings for GaN FETs
- AN0009: Recommended External Circuitry for GaN FETs

#### **Evaluation Boards**

- TDPS500E2C1-KIT: 1kW totem-pole PFC evaluation platform
- TDPS1000E0E10-KIT: 1kW hard-switched half-bridge, buck, or boost evaluation platform
- TDPV1000E0C1-KIT: 1kW inverter evaluation platform

# **Revision History**

Version	Date	Change(s)
11	11/14/2016	Added application note AN0009
12	12/13/2016	Formatting Changes to p. 3, revision of dynamic measurement verbiage, added NRND