# onsemi

# **MOSFET** – N-Channel, POWERTRENCH<sup>®</sup>

# 100 V, 5.6 A, 160 m $\Omega$

# FDT1600N10ALZ

#### **General Description**


This N-Channel MOSFET is produced using **onsemi**'s advanced POWERTRENCH process that has been tailored to minimize the on-state resistance and maintain superior switching performance.

#### Features

- $R_{DS(on)} = 121 \text{ m}\Omega \text{ (Typ.)} @ V_{GS} = 10 \text{ V}, I_D = 2.8 \text{ A}$
- $R_{DS(on)} = 156 \text{ m}\Omega \text{ (Typ.)} @ V_{GS} = 5 \text{ V}, I_D = 1.8 \text{ A}$
- Low Gate Charge (Typ. 2.9 nC)
- Low C<sub>rss</sub> (Typ. 2.04 pF)
- Fast Switching
- 100% Avalanche Tested
- Improved dv/dt Capability
- RoHS Compliant


#### Applications

- Consumer Appliances
- LED TV and Monitor
- Synchronous Rectification
- Uninterruptible Power Supply
- Micro Solar Inverter



SOT-223 CASE 318H

#### MARKING DIAGRAM



= Assembly Location

= Year

А

Υ

W

Х


= Work Week

= Specific Device Code

= Pb-Free Package

(Note: Microdot may be in either location)

#### **PIN ASSIGNMENT**



#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 3 of this data sheet.

#### **MOSFET MAXIMUM RATINGS** (T<sub>C</sub> = $25^{\circ}$ C unless otherwise noted)

Symbol		Parameter	Parameter		
V <sub>DSS</sub>	Drain to Source Voltage			100	V
V <sub>GSS</sub>	Gate to Source Voltage			±20	V
I <sub>D</sub>	$I_D$ Drain Current – Continuous (T <sub>c</sub> = 25°C)			5.6	
		– Continuous (T <sub>c</sub> = 100°C)		3.5	
I <sub>DM</sub>	Drain Current	– Pulsed	(Note 2)	11.2	А
E <sub>AS</sub>	Single Pulse Avalanche Energy		(Note 3)	9.2	mJ
dv/dt	Peak Diode Recovery dv/dt		(Note 4)	6.0	V/ns
PD	Power Dissipation	(T <sub>C</sub> = 25°C)		10.42	W
		– Derate Above 25°C		0.083	°C
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Tem	nperature Range		-55 to +150	°C
ΤL	Maximum Lead Temperature for Solo	dering,1/8" from Case for 5 Seconds		300	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL CHARACTERISTICS

Symbol	Parameter	FDT1600N10ALZ	Unit
$R_{\theta JC}$	Thermal Resistance, Junction to Case (Note 1)	12	°C/W
$R_{\thetaJA}$	Thermal Resistance, Junction to Ambient (Note 1a)	60	

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise noted)

Symbol	Parameter	Test Conditions		Min	Тур	Max	Unit
OFF CHARA	ACTERISTICS						
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0 V		100	_	-	V
$\frac{\Delta \text{BV}_{\text{DSS}}}{\Delta \text{T}_{\text{J}}}$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, Referenced to $25^{\circ}$ C		_	0.1	-	V/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	e Drain Current $V_{DS}$ = 80 V, $V_{GS}$ = 0 V		-	-	1	μA
		V <sub>DS</sub> = 80 V, V <sub>GS</sub> = 0	V, T <sub>C</sub> = 125°C	_	-	500	1
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$		-	-	±10	μΑ
ON CHARA	CTERISTICS						
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250$	μA	1.4	_	2.8	V
R <sub>DS(on)</sub>	Static Drain to Source On Resistance	$\frac{V_{GS} = 10 \text{ V}, \text{ I}_{D} = 2.8 \text{ A}}{V_{GS} = 5 \text{ V}, \text{ I}_{D} = 1.8 \text{ A}}$		-	121	160	mΩ
				-	156	375	
9FS	Forward Transconductance	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 5.6 A		-	26.1	-	S
DYNAMIC C	HARACTERISTICS						
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1 MHz		-	169	225	pF
C <sub>oss</sub>	Output Capacitance			-	43	55	pF
C <sub>rss</sub>	Reverse Transfer Capacitance			-	2.04	-	pF
C <sub>oss(er)</sub>	Energy Related Output Capacitance	$V_{DS} = 50 \text{ V}, \text{ V}_{GS} = 0$	V	-	85	-	pF
Q <sub>g(tot)</sub>	Total Gate Charge at 10 V	V <sub>GS</sub> = 10 V	V <sub>DD</sub> = 50 V,	-	2.9	3.77	nC
Q <sub>g(tot)</sub>	Total Gate Charge at 5 V	V <sub>GS</sub> = 5 V	I <sub>D</sub> = 5.6 A	-	1.6	2.08	nC
Q <sub>gs</sub>	Gate to Source Gate Charge			-	0.7	-	nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge	7		-	0.64	-	nC
V <sub>plateau</sub>	Gate Plateau Volatge		(Note 5)	-	3.81	-	V
Q <sub>sync</sub>	Total Gate Charge Sync.	$V_{DS} = 0 V, I_{D} = 2.8 A$	A	-	2.45	-	nC
Q <sub>oss</sub>	Output Charge	$V_{DS} = 50 \text{ V}, \text{ V}_{GS} = 0$	V	_	5.2	_	nC

#### ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted) (continued)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit			
ESR	Equivalent Series Resistance (G-S)	f = 1 MHz	-	2.1	-	Ω			
SWITCHING									

SWITCHING	SWITCHING CHARACTERISTICS								
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = 50 \text{ V}, \text{ I}_{D} = 5.6 \text{ A},$	-	7.4	24.8	ns			
t <sub>r</sub>	Rise Time	$V_{GS}$ = 10 V, $R_{G}$ = 4.7 $\Omega$	-	2.5	15	ns			
t <sub>d(off)</sub>	Turn-Off Delay Time		-	13.5	37	ns			
t <sub>f</sub>	Turn-Off Fall Time	(Note 5)	-	2.4	14.8	ns			

#### **DRAIN-SOURCE DIODE CHARACTERISTICS**


۱ <sub>S</sub>	Maximum Continous Drain to Source Diode Forward Current		-	-	5.6	А
I <sub>SM</sub>	Maximum Pulsed Drain to Source Diode Forward Current			-	11.2	А
V <sub>SD</sub>	Source to Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{S} = 5.6 \text{ A}$	-	-	1.3	V
t <sub>rr</sub>	Reverse Recovery Time	$V_{GS} = 0 \text{ V}, I_{SD} = 5.6 \text{ A}, V_{DD} = 50 \text{ V}$	-	34.1	-	ns
Q <sub>rr</sub>	Reverse Recovery Charge	dI <sub>F</sub> /dt = 100 A/µs	-	32.7	-	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. R<sub>0JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



a. 60°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper



0

b. 118°C/W when mounted on a minimum pad of 2 oz copper

3. Starting  $T_J = 25^{\circ}$ C, L = 3 mH,  $I_{AS} = 2.47$  A. 4.  $I_SD \le 5.6$  A, di/dt  $\le 200$  A/ $\mu$ s,  $V_{DD} \le BV_{DSS}$ , starting  $T_J = 25^{\circ}$ C. 5. Essentially independent of operating temperature typical characteristics.


2. Repetitive rating: pulse-width limited by maximum junction temperature.

### PACKAGE MARKING AND ORDERING INFORMATION


Part Number	Top Mark	Package	Reel Size	Tape Width	Shipping <sup>†</sup>
FDT1600N10ALZ	16010ALZ	SOT-223	13"	12 mm	4000/ Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### **TYPICAL CHARACTERISTICS**



#### TYPICAL CHARACTERISTICS (continued)



### TYPICAL CHARACTERISTICS (continued)




Figure 13. Transient Thermal Response Curve




Figure 14. Gate Charge Test Circuit & Waveform




Figure 15. Resistive Switching Test Circuit & Waveforms




Figure 16. Unclamped Inductive Switching Test Circuit & Waveforms




Figure 17. Peak Diode Recovery dv/dt Test Circuit & Waveforms




Figure 18. Total Gate Charge Qsync. Test Circuit & Waveforms

POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.

SOT-223 CASE 318H ISSUE B DATE 13 MAY 2020 A NDTES SCALE 2:1 DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009. CONTROLLING DIMENSION: MILLIMETERS DIMENSIONS D & E1 ARE DETERMINED AT DATUM H. DIMENSIONS DO NOT INCLUDE MOLD FLASH, PROTRUSIONS DO NOT INCLUDE MOLD FLASH, PROTRUSIONS DO RGATE BURRS. SHALL NOT EXCEED 0.23mm PER SIDE. LEAD DIMENSIONS & AND b1 DO NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBBAR PROTRUSION IS 0.08mm PER SIDE. DATUMS A AND B ARE DETERMINED AT DATUM H. A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY. POSITIONAL TOLERANCE APPLIES TO DIMENSIONS & AND b1. DIMENSIONING AND TOLERANCING PER ASME 1. b1 2 з. В 4. 5. 6. 7. b AND b1. MILLIMETERS DIM MIN. NITM. MAX. e \_\_\_ \_\_\_ 1.80 k Α  $\oplus$  0.10  $\otimes$  C A B 0.02 0.06 0.11 A1 TOP VIEW NDTE 7 0.60 0.74 0.88 b 2.90 3.10 b1 3.00 DETAIL A 0.24 \_\_\_\_ 0.35 С H 6.70 D 6.30 6.50 Ε 6.70 7.00 7.30 E1 3.30 3.50 3.70 0.10 C 2.30 BSC e SIDE VIEW FND VIEW L 0.25 \_\_\_ i 10° 0° \_\_\_\_ -3.80 2.00 Α1 DETAIL A 8.30 3x= Assembly Location GENERIC A 2.00 **MARKING DIAGRAM\*** Y = Year = Work Week w XXXXX = Specific Device Code = Pb-Free Package 5'30 AYW 3x 1.50 (Note: Microdot may be in either location) XXXXX= PITCH \*This information is generic. Please refer to RECOMMENDED MOUNTING FOOTPRINT device data sheet for actual part marking. For additional information on our Pb-Free strategy Pb-Free indicator, "G" or microdot "•", may ж and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D. or may not be present. Some products may not follow the Generic Marking. Electronic versions are uncontrolled except when accessed directly from the Document Repository. **DOCUMENT NUMBER:** 98ASH70634A Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DESCRIPTION:** SOT-223 PAGE 1 OF 1

ON Semiconductor and use trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights nor the



**ON Semiconductor**<sup>®</sup>

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales